/Zephyr-Core-3.5.0/tests/kernel/fpu_sharing/generic/ |
D | testcase.yaml | 8 - fpu 18 - fpu 28 - fpu 36 - fpu 47 - fpu 56 - fpu 59 kernel.fpu_sharing.generic.x86.fpu: 71 - fpu 74 kernel.fpu_sharing.generic.x86.fpu.sse: 85 - fpu [all …]
|
/Zephyr-Core-3.5.0/tests/arch/riscv/fpu_sharing/src/ |
D | main.c | 7 * preemptive FPU access algorithms implemented in arch/riscv/core/fpu.c. 37 * Test for basic FPU access states. 47 /* the FPU should be dirty now */ in ZTEST() 50 /* flush the FPU and disable it */ in ZTEST() 54 /* read the FP reg back which should re-enable the FPU */ in ZTEST() 57 /* the FPU should be enabled now but not dirty */ in ZTEST() 65 * Test for FPU contention between threads. 72 /* threads should start with the FPU disabled */ in new_thread_check() 73 zassert_true(fpu_is_off(), "FPU not off when starting thread %s", name); in new_thread_check() 89 /* the FPU should be enabled now and not dirty */ in new_thread_check() [all …]
|
/Zephyr-Core-3.5.0/soc/x86/lakemont/ |
D | Kconfig.soc | 9 select X86_MMU if FPU 10 select X86_SSE if FPU 11 select X86_SSE2 if FPU 12 select X86_SSE3 if FPU 13 select X86_SSSE3 if FPU
|
/Zephyr-Core-3.5.0/tests/lib/cmsis_dsp/matrix/ |
D | testcase.yaml | 21 libraries.cmsis_dsp.matrix.unary_q7.fpu: 29 - fpu 50 libraries.cmsis_dsp.matrix.unary_q15.fpu: 58 - fpu 79 libraries.cmsis_dsp.matrix.unary_q31.fpu: 87 - fpu 107 libraries.cmsis_dsp.matrix.unary_f16.fpu: 115 - fpu 136 libraries.cmsis_dsp.matrix.unary_f32.fpu: 144 - fpu [all …]
|
/Zephyr-Core-3.5.0/tests/lib/cmsis_dsp/transform/ |
D | testcase.yaml | 21 libraries.cmsis_dsp.transform.cq15.fpu: 28 - fpu 49 libraries.cmsis_dsp.transform.rq15.fpu: 56 - fpu 77 libraries.cmsis_dsp.transform.cq31.fpu: 82 - fpu 103 libraries.cmsis_dsp.transform.rq31.fpu: 108 - fpu 128 libraries.cmsis_dsp.transform.cf16.fpu: 135 - fpu [all …]
|
/Zephyr-Core-3.5.0/arch/riscv/core/ |
D | fpu.c | 13 /* to be found in fpu.S */ 23 * using a va_list as va_start() may copy the FPU registers that could be 24 * used to pass float arguments, and that would trigger an FPU access trap. 82 "must be called with FPU access disabled"); in z_riscv_fpu_load() 94 * Flush FPU content and clear ownership. If the saved FPU state is "clean" 95 * then we know the in-memory copy is up to date and skip the FPU content 96 * transfer. The saved FPU state is updated upon disabling FPU access so 97 * we require that this be called only when the FPU is disabled. 106 "must be called with FPU access disabled"); in z_riscv_flush_local_fpu() 114 /* turn on FPU access */ in z_riscv_flush_local_fpu() [all …]
|
/Zephyr-Core-3.5.0/arch/arm64/core/ |
D | fpu.c | 15 /* to be found in fpu.S */ 25 * using a va_list as va_start() always copy the FPU registers that could be 26 * used to pass float arguments, and that triggers an FPU access trap. 64 * Flush FPU content and disable access. 76 /* turn on FPU access */ in z_arm64_flush_local_fpu() 88 /* disable FPU access */ in z_arm64_flush_local_fpu() 112 /* the FPU context is live on another CPU */ in flush_owned_fpu() 126 * two CPUs want to pull each other's FPU context. in flush_owned_fpu() 144 /* always deny FPU access whenever an exception is entered */ in z_arm64_fpu_enter_exc() 150 * Simulate some FPU store instructions. [all …]
|
/Zephyr-Core-3.5.0/doc/kernel/services/other/ |
D | float.rst | 64 * FPU user: A thread that can use the standard floating point registers 72 context switches to ensure the computations performed by each FPU user 83 treats *all* threads as FPU users when shared FP registers mode is enabled. 145 On the ARM64 (Aarch64) architecture the kernel treats each thread as a FPU 149 FPU user to a non-user thread, and then back to the original FPU user. 151 FPU register usage by ISRs is supported although not recommended. When an 153 current FPU user context is saved in the thread object and the ISR is resumed 155 and potentially requesting FPU usage. Because ISR don't have a persistent 156 register context, there are no provision for saving an ISR's FPU context 166 or FPU user and the thread must be tagged by one of the [all …]
|
/Zephyr-Core-3.5.0/include/zephyr/arch/x86/ia32/ |
D | thread.h | 102 * Volume 1: Basic Architecture": Protected Mode x87 FPU State Image in 107 unsigned short fcw; /* 2 : x87 FPU control word */ 109 unsigned short fsw; /* 2 : x87 FPU status word */ 111 unsigned short ftw; /* 2 : x87 FPU tag word */ 113 unsigned int fpuip; /* 4 : x87 FPU instruction pointer offset */ 114 unsigned short cs; /* 2 : x87 FPU instruction pointer selector */ 115 unsigned short fop : 11; /* 2 : x87 FPU opcode */ 117 unsigned int fpudp; /* 4 : x87 FPU instr operand ptr offset */ 118 unsigned short ds; /* 2 : x87 FPU instr operand ptr selector */ 153 unsigned short fcw; /* 2 : x87 FPU control word */ [all …]
|
/Zephyr-Core-3.5.0/tests/lib/cmsis_dsp/filtering/ |
D | testcase.yaml | 24 libraries.cmsis_dsp.filtering.biquad.fpu: 32 - fpu 53 libraries.cmsis_dsp.filtering.decim.fpu: 61 - fpu 82 libraries.cmsis_dsp.filtering.fir.fpu: 90 - fpu 111 libraries.cmsis_dsp.filtering.misc.fpu: 119 - fpu
|
/Zephyr-Core-3.5.0/tests/arch/arm/arm_thread_swap_tz/ |
D | testcase.yaml | 5 - fpu 10 # NOTE: this platform disables FPU access in TFM. 19 # NOTE: this platform disables FPU access in TFM.
|
/Zephyr-Core-3.5.0/arch/arm/core/ |
D | fatal.c | 28 for (int i = 0; i < ARRAY_SIZE(esf->fpu.s); i += 4) { in esf_dump() 31 i, (uint32_t)esf->fpu.s[i], in esf_dump() 32 i + 1, (uint32_t)esf->fpu.s[i + 1], in esf_dump() 33 i + 2, (uint32_t)esf->fpu.s[i + 2], in esf_dump() 34 i + 3, (uint32_t)esf->fpu.s[i + 3]); in esf_dump() 37 for (int i = 0; i < ARRAY_SIZE(esf->fpu.d); i += 4) { in esf_dump() 40 i, (uint64_t)esf->fpu.d[i], in esf_dump() 41 i + 1, (uint64_t)esf->fpu.d[i + 1], in esf_dump() 42 i + 2, (uint64_t)esf->fpu.d[i + 2], in esf_dump() 43 i + 3, (uint64_t)esf->fpu.d[i + 3]); in esf_dump() [all …]
|
/Zephyr-Core-3.5.0/tests/kernel/fpu_sharing/float_disable/ |
D | testcase.yaml | 3 - fpu 14 kernel.fpu_sharing.float_disable.x86.fpu: 26 kernel.fpu_sharing.float_disable.x86.fpu.sse:
|
/Zephyr-Core-3.5.0/arch/x86/core/ |
D | Kconfig.ia32 | 102 depends on FPU 116 depends on FPU 120 This hidden option unconditionally saves/restores the FPU/SIMD 126 FPU register set, should be used any time CONFIG_FPU is 127 enabled, regardless if the FPU is used by one thread or multiple. 131 depends on FPU 148 default y if !FPU
|
/Zephyr-Core-3.5.0/soc/riscv/riscv-privileged/andes_v5/ |
D | Kconfig.soc | 49 prompt "FPU options" 53 bool "No FPU" 56 bool "Single precision FPU" 60 bool "Double precision FPU"
|
/Zephyr-Core-3.5.0/boards/arm/efr32xg24_dk2601b/ |
D | Kconfig.defconfig | 23 config FPU config 30 config FPU config
|
/Zephyr-Core-3.5.0/tests/lib/cmsis_dsp/bayes/ |
D | testcase.yaml | 13 libraries.cmsis_dsp.bayes.fpu: 21 - fpu
|
/Zephyr-Core-3.5.0/tests/lib/cmsis_dsp/interpolation/ |
D | testcase.yaml | 13 libraries.cmsis_dsp.interpolation.fpu: 21 - fpu
|
/Zephyr-Core-3.5.0/tests/benchmarks/cmsis_dsp/basicmath/ |
D | testcase.yaml | 14 benchmark.cmsis_dsp.basicmath.fpu: 23 - fpu
|
/Zephyr-Core-3.5.0/tests/lib/cmsis_dsp/statistics/ |
D | testcase.yaml | 13 libraries.cmsis_dsp.statistics.fpu: 21 - fpu
|
/Zephyr-Core-3.5.0/tests/lib/cmsis_dsp/support/ |
D | testcase.yaml | 13 libraries.cmsis_dsp.support.fpu: 21 - fpu
|
/Zephyr-Core-3.5.0/tests/lib/cmsis_dsp/quaternionmath/ |
D | testcase.yaml | 13 libraries.cmsis_dsp.quaternionmath.fpu: 21 - fpu
|
/Zephyr-Core-3.5.0/tests/lib/cmsis_dsp/svm/ |
D | testcase.yaml | 13 libraries.cmsis_dsp.svm.fpu: 21 - fpu
|
/Zephyr-Core-3.5.0/tests/lib/cmsis_dsp/complexmath/ |
D | testcase.yaml | 13 libraries.cmsis_dsp.complexmath.fpu: 21 - fpu
|
/Zephyr-Core-3.5.0/tests/lib/cmsis_dsp/distance/ |
D | testcase.yaml | 13 libraries.cmsis_dsp.distance.fpu: 21 - fpu
|