Home
last modified time | relevance | path

Searched full:driven (Results 1 – 25 of 203) sorted by relevance

123456789

/Zephyr-Core-3.5.0/dts/bindings/display/panel/
Dpanel-timing.yaml43 Horizontal synchronization pulse duration of panel driven by this
50 Vertical synchronization pulse duration of panel driven by this
57 Horizontal back porch duration of panel driven by this controller,
64 Vertical back porch duration of panel driven by this controller, in lines
70 Horizontal front porch duration of panel driven by this controller,
77 Vertical front porch duration of panel driven by this controller, in lines
/Zephyr-Core-3.5.0/dts/bindings/display/
Ddisplay-controller.yaml11 Height of the panel driven by the controller, with the units in pixels.
17 Width of the panel driven by the controller, with the units in pixels.
/Zephyr-Core-3.5.0/drivers/i2c/
DKconfig.sam016 This enables DMA driven transactions for the I2C peripheral.
17 DMA driven mode requires fewer interrupts to handle the
DKconfig.gpio10 Enable software driven (bit banging) I2C support using GPIO pins
/Zephyr-Core-3.5.0/doc/hardware/peripherals/
Duart.rst22 With the Interrupt-driven API, possibly slow communication can happen in the
33 Interrupt-driven API and the Asynchronous API should NOT be used at
45 the interrupt-driven API or the asynchronous API can be used. Only enable the
75 Interrupt-driven API
/Zephyr-Core-3.5.0/dts/bindings/phy/
Dcan-transceiver-gpio.yaml14 GPIO to use to enable/disable the CAN transceiver. This GPIO is driven
21 GPIO to use to put the CAN transceiver into standby. This GPIO is driven
/Zephyr-Core-3.5.0/drivers/display/
DKconfig.nrf_led_matrix5 bool "LED matrix driven by GPIOs"
11 Enable driver for a LED matrix with rows and columns driven by
/Zephyr-Core-3.5.0/dts/bindings/gpio/
Dsemtech,sx1509b.yaml29 driven low.
36 driven high.
/Zephyr-Core-3.5.0/subsys/console/
DKconfig36 interrupt-driven operation and use busy-polling.
45 interrupt-driven operation and use busy-polling.
/Zephyr-Core-3.5.0/drivers/mdio/
DKconfig.gpio9 Enable software driven (bit banging) MDIO support using GPIO pins
/Zephyr-Core-3.5.0/include/zephyr/console/
Dtty.h37 * "tty" device provides support for buffered, interrupt-driven,
39 * completeness, it also support non-interrupt-driven, busy-polling
48 * interrupt-driven operation)
/Zephyr-Core-3.5.0/subsys/modem/backends/
DKconfig18 bool "Modem UART backend module interrupt driven implementation"
/Zephyr-Core-3.5.0/samples/basic/servo_motor/dts/bindings/
Dpwm-servo.yaml4 description: PWM-driven servo motor.
/Zephyr-Core-3.5.0/drivers/spi/
DKconfig.gd3218 Enable the interrupt driven mode for SPI instances
/Zephyr-Core-3.5.0/drivers/serial/
DKconfig.altera_jtag18 Enabling this will disable poll_in and interrupt driven api.
Duart_nrfx_uart.c784 /** Interrupt driven FIFO fill function */
804 /** Interrupt driven FIFO read function */
823 /** Interrupt driven transfer enabling function */
854 /** Interrupt driven transfer disabling function */
861 /** Interrupt driven receiver enabling function */
867 /** Interrupt driven receiver disabling function */
873 /** Interrupt driven transfer empty function */
887 /** Interrupt driven receiver ready function */
893 /** Interrupt driven error enabling function */
899 /** Interrupt driven error disabling function */
[all …]
/Zephyr-Core-3.5.0/samples/drivers/uart/echo_bot/src/
Dmain.c87 printk("Interrupt-driven UART API support not enabled\n"); in main()
89 printk("UART device does not support interrupt-driven API\n"); in main()
/Zephyr-Core-3.5.0/samples/subsys/console/echo/src/
Dmain.c16 printk("the (interrupt-driven) console device doesn't work as expected:\n"); in main()
/Zephyr-Core-3.5.0/drivers/timer/
DKconfig.cavs26 The DSP wall clock timer is a timer driven directly by
/Zephyr-Core-3.5.0/dts/bindings/clock/
Dst,stm32g0-hsi-clock.yaml32 (eg: RNG clk driven by HSI)
/Zephyr-Core-3.5.0/samples/drivers/uart/echo_bot/
DREADME.rst14 The polling API is used for sending data and the interrupt-driven API
/Zephyr-Core-3.5.0/boards/arm/steval_fcu001v1/doc/
Dindex.rst84 The steval_fcu001v1 system clock can be driven by an internal or external oscillator,
85 as well as by the main PLL clock. By default, the system clock is driven by the PLL clock at 84MHz,
86 driven by a 16MHz high-speed external clock.
/Zephyr-Core-3.5.0/dts/bindings/spi/
Dspi-controller.yaml14 Clock frequency the SPI peripheral is being driven at, in Hz.
/Zephyr-Core-3.5.0/samples/sensor/mhz19b/
DREADME.rst17 interrupt driven API.
/Zephyr-Core-3.5.0/dts/bindings/mmc/
Dst,stm32-sdmmc.yaml54 Delete this property to use interrupt driven mode.

123456789