Home
last modified time | relevance | path

Searched +full:drive +full:- +full:capability (Results 1 – 13 of 13) sorted by relevance

/Zephyr-latest/dts/bindings/clock/
Drenesas,ra-cgc-subclk.yaml2 # SPDX-License-Identifier: Apache-2.0
4 description: Renesas RA Sub-Clock
6 compatible: "renesas,ra-cgc-subclk"
8 include: fixed-clock.yaml
11 drive-capability:
15 - 0
16 - 1
17 - 2
18 - 3
20 Sub-Clock Oscillator Drive Capability Switching
[all …]
/Zephyr-latest/dts/bindings/pinctrl/
Despressif,esp32-pinctrl.yaml2 # SPDX-License-Identifier: Apache-2.0
7 states are composed by groups of pre-defined pin muxing definitions and user
10 Each Zephyr-based application has its own set of pin muxing/pin configuration
11 requirements. The next steps use ESP-WROVER-KIT's I2C_0 to illustrate how one
15 Suppose an application running on top of the ESP-WROVER-KIT board, for some
18 you'll notice that the I2C_0 node is already assigned to a pre-defined state.
22 #include "esp_wrover_kit-pinctrl.dtsi"
26 pinctrl-0 = <&i2c0_default>;
27 pinctrl-names = "default";
31 From the above excerpt, the pincrl-0 property is assigned the 'i2c0_default'
[all …]
/Zephyr-latest/dts/bindings/i2c/
Datmel,sam-i2c-twim.yaml1 # Copyright (c) 2020-2023 Gerson Fernando Budke <nandojve@gmail.com>
2 # SPDX-License-Identifier: Apache-2.0
7 The Atmel Two-wire Master Interface (TWIM) interconnects components on a
8 unique two-wire bus, made up of one clock line and one data line with speeds
9 of up to 3.4 Mbit/s, based on a byte-oriented transfer format. The TWIM is
11 master capability is supported. Arbitration of the bus is performed
20 std-clk-slew-lim = <0>;
21 std-clk-strength-low = "0.5";
22 std-data-slew-lim = <0>;
23 std-data-strength-low = "0.5";
[all …]
/Zephyr-latest/boards/96boards/argonkey/doc/
Dindex.rst26 - STM32F412CG in UFQFPN48 package
27 - ARM |reg| 32-bit Cortex |reg|-M4 CPU with FPU
28 - 100 MHz max CPU frequency
29 - 1.8V work voltage
30 - 1024 KB Flash
31 - 256 KB SRAM
32 - On board sensors:
34 - Humidity: STMicro HTS221
35 - Temperature/Pressure: STMicro LPS22HB
36 - ALS: Intersil ISL29034
[all …]
/Zephyr-latest/boards/st/nucleo_f446ze/doc/
Dindex.rst7 The Nucleo F446ZE board features an ARM Cortex-M4 based STM32F446ZE MCU
11 - STM32F446 microcontroller in QFP144 package
12 - Two types of extension resources:
14 …- ST zio support for Arduino™ Uno V3 connectivity (A0 to A5, D0 to D15) and additional signals exp…
15 - ST morpho extension pin headers for full access to all STM32 I/Os
17 - On-board ST-LINK/V2-1 debugger/programmer with SWD connector
18 - USB re-enumeration capability. Three different interfaces supported on USB:
19 - Virtual Com port
20 - Mass storage (USB Disk drive) for drag'n'drop programming
21 - Debug port
[all …]
/Zephyr-latest/drivers/video/
Dov7670.c4 * SPDX-License-Identifier: Apache-2.0
213 /* Brightness Control, with signal -128 to +128, 0x00 is middle value */
216 /* Internal clock pre-scalar,F(internal clock) = F(input clock)/(Bit[5:0]+1) */
223 /* Output Drive Capability */
224 {OV7670_COM2, 0x00}, /* Common Control 2, Output Drive Capability: 1x */
233 {OV7670_DNSTH, 0x00}, /* De-noise Strength */
268 /* AGC/AEC - Automatic Gain Control/Automatic exposure Control */
327 /* Histogram-based AEC/AGC Control */
347 caps->format_caps = fmts; in ov7670_get_caps()
354 const struct ov7670_config *config = dev->config; in ov7670_set_fmt()
[all …]
Dov7725.c4 * SPDX-License-Identifier: Apache-2.0
378 const struct ov7725_config *cfg = dev->config; in ov7725_write_all()
383 err = ov7725_write_reg(&cfg->i2c, regs[i].addr, regs[i].value); in ov7725_write_all()
396 const struct ov7725_config *cfg = dev->config; in ov7725_set_clock()
401 ov7725_write_reg(&cfg->i2c, OV7725_CLKRC, in ov7725_set_clock()
403 ov7725_modify_reg(&cfg->i2c, OV7725_COM4, 0xc0, in ov7725_set_clock()
405 ov7725_write_reg(&cfg->i2c, OV7725_EXHCL, 0x00); in ov7725_set_clock()
406 ov7725_write_reg(&cfg->i2c, OV7725_DM_LNL, in ov7725_set_clock()
408 ov7725_write_reg(&cfg->i2c, OV7725_DM_LNH, 0x00); in ov7725_set_clock()
409 ov7725_write_reg(&cfg->i2c, OV7725_ADVFL, 0x00); in ov7725_set_clock()
[all …]
/Zephyr-latest/boards/96boards/stm32_sensor_mez/doc/
Dindex.rst26 - STM32F446VE in LQFP100 package
27 - ARM |reg| 32-bit Cortex |reg|-M4 CPU with FPU
28 - 180 MHz max CPU frequency
29 - 1.8V work voltage
30 - 512 KB Flash
31 - 128 KB SRAM
32 - On board sensors:
34 - Temperature/Pressure: STMicro LPS22HB
35 - Accelerometer/Gyroscope: STMicro LSM6DS3H
36 - Magnetometer: STMicro LIS3MDL
[all …]
/Zephyr-latest/subsys/sd/
Dsdmmc.c4 * SPDX-License-Identifier: Apache-2.0
25 scr->flags = 0U; in sdmmc_decode_scr()
26 scr->scr_structure = (uint8_t)((raw_scr[0U] & 0xF0000000U) >> 28U); in sdmmc_decode_scr()
27 scr->sd_spec = (uint8_t)((raw_scr[0U] & 0xF000000U) >> 24U); in sdmmc_decode_scr()
29 scr->flags |= SD_SCR_DATA_STATUS_AFTER_ERASE; in sdmmc_decode_scr()
31 scr->sd_sec = (uint8_t)((raw_scr[0U] & 0x700000U) >> 20U); in sdmmc_decode_scr()
32 scr->sd_width = (uint8_t)((raw_scr[0U] & 0xF0000U) >> 16U); in sdmmc_decode_scr()
34 scr->flags |= SD_SCR_SPEC3; in sdmmc_decode_scr()
36 scr->sd_ext_sec = (uint8_t)((raw_scr[0U] & 0x7800U) >> 10U); in sdmmc_decode_scr()
37 scr->cmd_support = (uint8_t)(raw_scr[0U] & 0x3U); in sdmmc_decode_scr()
[all …]
/Zephyr-latest/boards/adi/max78002evkit/doc/
Dindex.rst10 are supported, while a pair of industry-standard QWIIC connectors supports a large and growing arra…
11 development boards. An onboard stereo audio codec offers line-level audio input and output, and tac…
12 provided by a touch-enabled 2.4in TFT display. The MAX78002 energy consumption is tracked by a powe…
14 … headers. A standard coaxial power jack serves as power input, using the included 5V, 3A wall-mount
17 microSD connector provides the capability for inexpensive highdensity portable data storage.
32 - MAX78002 MCU:
34 - Dual-Core, Low-Power Microcontroller
36 - Arm Cortex-M4 Processor with FPU up to 120MHz
37 - 2.5MB Flash, 64KB ROM, and 384KB SRAM
38 - Optimized Performance with 16KB Instruction Cache
[all …]
/Zephyr-latest/doc/releases/
Drelease-notes-2.2.rst18 * Fix CVE-2020-10028
19 * Fix CVE-2020-10060
20 * Fix CVE-2020-10063
21 * Fix CVE-2020-10066
32 * :github:`23494` - Bluetooth: LL/PAC/SLA/BV-01-C fails if Slave-initiated Feature Exchange is disa…
33 * :github:`23485` - BT: host: Service Change indication sent regardless of whether it is needed or …
34 * :github:`23482` - 2M PHY + DLE and timing calculations on an encrypted link are wrong
35 * :github:`23070` - Bluetooth: controller: Fix ticker implementation to avoid catch up
36 * :github:`22967` - Bluetooth: controller: ASSERTION FAIL on invalid packet sequence
37 * :github:`24183` - [v2.2] Bluetooth: controller: split: Regression slave latency during connection…
[all …]
Drelease-notes-3.1.rst61 * Split CAN classic and CAN-FD APIs:
90 was moved from Kconfig to :ref:`devicetree <dt-guide>`.
91 See the :dtcompatible:`st,stm32f1-pinctrl` devicetree binding for more information.
182 * MIPI-DSI
184 * Added a :ref:`MIPI-DSI api <mipi_dsi_api>`. This is an experimental API,
196 * Added support for enabling/disabling CAN-FD mode at runtime using :c:macro:`CAN_MODE_FD`.
220 * Added support for Provisioners over PB-GATT
231 * Implemented ISO-AL TX unframed fragmentation
232 * Added support for back-to-back receiving of PDUs on nRF5x platforms
249 newly created informational-only callback struct :c:struct:`bt_conn_auth_info_cb`.
[all …]
/Zephyr-latest/soc/nuvoton/npcx/common/reg/
Dreg_def.h4 * SPDX-License-Identifier: Apache-2.0
20 * must meet the alignment requirement of cortex-m4.
44 __ASSERT(reg == val, "16-bit reg access failed!"); \
50 __ASSERT(reg == val, "32-bit reg access failed!"); \
90 /* 0x102: High-Frequency Reference Divisor I */
92 /* 0x104: High-Frequency Reference Divisor F */
127 /* 0x008 - 0D: Power-Down Control 1 - 6 */
130 /* 0x020 - 21: Power-Down Control 1 - 2 */
133 /* 0x024: Power-Down Control 7 */
137 /* PMC internal inline functions for multi-registers */
[all …]