Home
last modified time | relevance | path

Searched full:dmas (Results 1 – 25 of 181) sorted by relevance

12345678

/Zephyr-Core-3.5.0/include/zephyr/devicetree/
Ddma.h20 * @defgroup devicetree-dmas Devicetree DMA API
27 * dmas property at an index
36 * dmas = <&dma1 1 2 0x400 0x3>,
45 * @param node_id node identifier for a node with a dmas property
46 * @param idx logical index into dmas property
51 #define DT_DMAS_CTLR_BY_IDX(node_id, idx) DT_PHANDLE_BY_IDX(node_id, dmas, idx)
55 * dmas property by name
64 * dmas = <&dma1 1 2 0x400 0x3>,
74 * @param node_id node identifier for a node with a dmas property
75 * @param name lowercase-and-underscores name of a dmas element
[all …]
/Zephyr-Core-3.5.0/dts/bindings/i2c/
Datmel,sam0-i2c.yaml25 dmas:
31 For example dmas for TX, RX on SERCOM3
32 dmas = <&dmac 0 0xb>, <&dmac 0 0xa>;
36 Required if the dmas property exists. This should be "tx" and "rx"
37 to match the dmas property.
/Zephyr-Core-3.5.0/dts/bindings/spi/
Datmel,sam0-spi.yaml32 dmas:
38 For example dmas for TX, RX on SERCOM3
39 dmas = <&dmac 0 0xb>, <&dmac 1 0xa>;
43 Required if the dmas property exists. This should be "tx" and "rx"
44 to match the dmas property.
Datmel,sam-spi.yaml28 dmas:
35 For example dmas for TX and RX may look like
36 dmas = <&xdmac 1 DMA_PERID_SPI0_TX>, <&xdmac 2 DMA_PERID_SPI0_RX>;
41 dmas.
43 For example using the example dmas, an example dma-names would be
Dinfineon,xmc4xxx-spi.yaml41 dmas:
45 The dmas are referenced in the USIC/SPI node using the following syntax:
46 dmas = <&dma1 1 0 XMC4XXX_SET_CONFIG(10,6)>, <&dma1 2 0 XMC4XXX_SET_CONFIG(11,6)>;
69 Required if the dmas property exists. Should be set to "tx" and "rx"
70 to match the dmas property.
/Zephyr-Core-3.5.0/dts/bindings/serial/
Datmel,sam0-uart.yaml36 dmas:
42 For example dmas for TX, RX on SERCOM3
43 dmas = <&dmac 0 0xb>, <&dmac 0 0xa>;
47 Required if the dmas property exists. This should be "tx" and "rx"
48 to match the dmas property.
Dinfineon,xmc4xxx-uart.yaml86 dmas:
90 The dmas are referenced in the UART node using the following syntax:
91 dmas = <&dma1 1 0 XMC4XXX_SET_CONFIG(10,6)>, <&dma1 2 0 XMC4XXX_SET_CONFIG(11,6)>;
114 Required if the dmas property exists. Should be set to "tx" and "rx"
115 to match the dmas property.
/Zephyr-Core-3.5.0/dts/bindings/arm/
Datmel,sam-ssc.yaml22 dmas:
29 For example dmas for TX, RX would look like
30 dmas = <&xdmac 22 DMA_PERID_SSC_TX>, <&xdmac 23 DMA_PERID_SSC_RX>;
35 This should be "tx" and "rx" to match the dmas property.
/Zephyr-Core-3.5.0/dts/bindings/ospi/
Dst,stm32-ospi.yaml15 dmas = <&dma1 5 41 0x10000>;
43 dmas:
46 For example dmas for TX/RX on OSPI
47 dmas = <&dma1 5 41 0x10000>;
49 With, in each cell of the dmas specifier:
63 For example dmas for TX/RX on OSPI
64 dmas = <&dma1 5 41 0x10000>;
/Zephyr-Core-3.5.0/dts/bindings/mmc/
Dst,stm32-sdmmc.yaml53 configuration using "dmas" property.
56 dmas:
65 For example dmas for TX/RX on SDMMC
66 dmas = <&dma2 4 6 0x30000 0x00>, <&dma2 4 3 0x30000 0x00>;
/Zephyr-Core-3.5.0/dts/bindings/qspi/
Dst,stm32-qspi.yaml13 dmas = <&dma1 5 5 0x0000 0x03>;
38 dmas:
50 dmas = <&dma2 7 3 (STM32_DMA_PERIPH_TX | STM32_DMA_PRIORITY_HIGH)>;
53 dmas = <&dma2 0 20 (STM32_DMA_PERIPH_TX | STM32_DMA_PRIORITY_HIGH)>;
/Zephyr-Core-3.5.0/dts/arm/nxp/
Dnxp_rt11xx_cm4.dtsi66 dmas = <&edma_lpsr0 0 54>, <&edma_lpsr0 0 55>;
73 dmas = <&edma_lpsr0 0 56>, <&edma_lpsr0 0 57>;
80 dmas = <&edma_lpsr0 0 58>, <&edma_lpsr0 0 59>;
87 dmas = <&edma_lpsr0 0 60>, <&edma_lpsr0 0 61>;
94 dmas = <&edma_lpsr0 1 8>, <&edma_lpsr0 2 9>;
99 dmas = <&edma_lpsr0 3 10>, <&edma_lpsr0 4 11>;
104 dmas = <&edma_lpsr0 5 12>, <&edma_lpsr0 6 13>;
109 dmas = <&edma_lpsr0 7 14>, <&edma_lpsr0 8 15>;
114 dmas = <&edma_lpsr0 9 16>, <&edma_lpsr0 10 17>;
119 dmas = <&edma_lpsr0 11 18>, <&edma_lpsr0 12 19>;
[all …]
Dnxp_rt11xx_cm7.dtsi90 dmas = <&edma0 0 54>, <&edma0 0 55>;
97 dmas = <&edma0 0 56>, <&edma0 0 57>;
104 dmas = <&edma0 0 58>, <&edma0 0 59>;
111 dmas = <&edma0 0 60>, <&edma0 0 61>;
118 dmas = <&edma0 1 8>, <&edma0 2 9>;
123 dmas = <&edma0 3 10>, <&edma0 4 11>;
128 dmas = <&edma0 5 12>, <&edma0 6 13>;
133 dmas = <&edma0 7 14>, <&edma0 8 15>;
138 dmas = <&edma0 9 16>, <&edma0 10 17>;
143 dmas = <&edma0 11 18>, <&edma0 12 19>;
[all …]
/Zephyr-Core-3.5.0/soc/arm/atmel_sam0/common/
Datmel_sam0_dt.h23 * return 0xff as default value if there is no 'dmas' property
26 COND_CODE_1(DT_INST_NODE_HAS_PROP(n, dmas), \
34 COND_CODE_1(DT_INST_NODE_HAS_PROP(n, dmas), \
/Zephyr-Core-3.5.0/tests/drivers/uart/uart_async_api/boards/
Datsamc21n_xpro.overlay13 dmas = <&dmac 0 0x02>, <&dmac 1 0x03>;
23 dmas = <&dmac 10 0x0A>, <&dmac 11 0x0B>;
Datsamd21_xpro.overlay17 dmas = <&dmac 0 3>, <&dmac 1 4>;
23 dmas = <&dmac 10 7>, <&dmac 11 8>;
Datsame54_xpro.overlay19 dmas = <&dmac 0 6>, <&dmac 1 7>;
25 dmas = <&dmac 30 8>, <&dmac 31 9>;
Datsaml21_xpro.overlay17 dmas = <&dmac 0 0x03>, <&dmac 1 0x04>;
23 dmas = <&dmac 10 0x07>, <&dmac 11 0x08>;
Datsamr21_xpro.overlay17 dmas = <&dmac 0 1>, <&dmac 1 2>;
35 dmas = <&dmac 10 7>, <&dmac 11 8>;
Datsamr34_xpro.overlay13 dmas = <&dmac 0 0x01>, <&dmac 1 0x02>;
34 dmas = <&dmac 0 0x05>, <&dmac 1 0x06>;
/Zephyr-Core-3.5.0/drivers/flash/
DKconfig.stm32_ospi6 DT_STM32_OCTOSPI_1_HAS_DMA := $(dt_nodelabel_has_prop,octospi1,dmas)
7 DT_STM32_OCTOSPI_2_HAS_DMA := $(dt_nodelabel_has_prop,octospi2,dmas)
/Zephyr-Core-3.5.0/include/zephyr/drivers/dma/
Ddma_esp32.h28 COND_CODE_1(DT_INST_NODE_HAS_PROP(n, dmas), \
33 COND_CODE_1(DT_INST_NODE_HAS_PROP(n, dmas), \
/Zephyr-Core-3.5.0/dts/arm/st/f4/
Dstm32f411.dtsi30 dmas = <&dma2 3 3 0x400 0x3
43 dmas = <&dma2 1 4 0x400 0x3
56 dmas = <&dma2 6 7 0x400 0x3
/Zephyr-Core-3.5.0/tests/drivers/spi/spi_loopback/boards/
Dsam_e70_xplained.overlay10 dmas = <&xdmac 1 DMA_PERID_SPI0_TX>, <&xdmac 2 DMA_PERID_SPI0_RX>;
28 dmas = <&xdmac 3 DMA_PERID_SPI1_TX>, <&xdmac 4 DMA_PERID_SPI1_RX>;
Dsam_v71_xult.overlay10 dmas = <&xdmac 1 DMA_PERID_SPI0_TX>, <&xdmac 2 DMA_PERID_SPI0_RX>;
28 dmas = <&xdmac 3 DMA_PERID_SPI1_TX>, <&xdmac 4 DMA_PERID_SPI1_RX>;

12345678