Home
last modified time | relevance | path

Searched +full:bit +full:- +full:position (Results 1 – 25 of 211) sorted by relevance

123456789

/Zephyr-latest/include/zephyr/bluetooth/audio/
Dmcs.h6 * Copyright (c) 2019 - 2024 Nordic Semiconductor ASA
8 * SPDX-License-Identifier: Apache-2.0
37 * A characteristic value has changed while a Read Long Value Characteristic sub-procedure is in
46 * All values from -128 to 127 allowed, only some examples defined.
50 #define BT_MCS_PLAYBACK_SPEED_MIN -128
52 #define BT_MCS_PLAYBACK_SPEED_QUARTER -128
54 #define BT_MCS_PLAYBACK_SPEED_HALF -64
66 * The allowed values for seeking speed are the range -64 to -4
71 /** Maximum seeking speed - Can be negated */
73 /** Minimum seeking speed - Can be negated */
[all …]
Dmedia_proxy.h7 * Copyright (c) 2019 - 2024 Nordic Semiconductor ASA
9 * SPDX-License-Identifier: Apache-2.0
66 /** A 32-bit signed parameter. The parameter value depends on the @ref mpl_cmd.opcode */
95 /** Concatenated search control items - (type, length, param) */
102 * All values from -128 to 127 allowed, only some defined
106 #define MEDIA_PROXY_PLAYBACK_SPEED_MIN -128
108 #define MEDIA_PROXY_PLAYBACK_SPEED_QUARTER -128
110 #define MEDIA_PROXY_PLAYBACK_SPEED_HALF -64
122 * The allowed values for seeking speed are the range -64 to -4
127 /** Maximum seeking speed - Can be negated */
[all …]
/Zephyr-latest/dts/bindings/led/
Dmicrochip,xec-bbled.yaml2 # SPDX-License-Identifier: Apache-2.0
6 include: [base.yaml, pinctrl-device.yaml]
8 compatible: "microchip,xec-bbled"
20 description: Array of pairs of GIRQ number and bit position
25 description: BBLED PCR register index and bit position
/Zephyr-latest/dts/bindings/peci/
Dmicrochip,xec-peci.yaml2 # SPDX-License-Identifier: Apache-2.0
6 compatible: "microchip,xec-peci"
8 include: [peci.yaml, pinctrl-device.yaml]
20 description: Array of pairs of GIRQ number and bit position
25 description: ADC PCR register index and bit position
/Zephyr-latest/dts/bindings/mtd/
Dmicrochip,xec-eeprom.yaml2 # SPDX-License-Identifier: Apache-2.0
4 description: Microchip on-chip EEPROM
6 compatible: "microchip,xec-eeprom"
8 include: [eeprom-base.yaml, pinctrl-device.yaml]
18 Array of GIRQ and bit position pairs for each interrupt
24 description: PS2 PCR register index and bit position
/Zephyr-latest/dts/bindings/power-domain/
Dintel,adsp-power-domain.yaml3 # SPDX-License-Identifier: Apache-2.0
7 compatible: "intel,adsp-power-domain"
9 include: power-domain.yaml
12 bit-position:
16 Position of the bit to set in write_address (PWRCTL) or read in
21 "#power-domain-cells":
/Zephyr-latest/dts/bindings/serial/
Dmicrochip,xec-uart.yaml3 compatible: "microchip,xec-uart"
5 include: [uart-controller.yaml, pinctrl-device.yaml]
22 description: UART GIRQ and bit position in EC interrupt aggregator
27 description: UART Power Clock Reset(PCR) register index and bit position
29 pinctrl-0:
32 pinctrl-names:
35 wakerx-gpios:
36 type: phandle-array
/Zephyr-latest/dts/bindings/tach/
Dmicrochip,xec-tach.yaml2 # SPDX-License-Identifier: Apache-2.0
6 compatible: "microchip,xec-tach"
8 include: [tach.yaml, pinctrl-device.yaml]
11 "#address-cells":
14 "#size-cells":
27 Array of GIRQ and bit position pairs for each interrupt
33 description: PCR sleep register index and bit position
/Zephyr-latest/dts/bindings/ps2/
Dmicrochip,xec-ps2.yaml2 # SPDX-License-Identifier: Apache-2.0
6 compatible: "microchip,xec-ps2"
8 include: [ps2.yaml, pinctrl-device.yaml]
21 Array of GIRQ and bit position pairs for each interrupt
27 description: PS2 PCR register index and bit position
29 wakerx-gpios:
30 type: phandle-array
/Zephyr-latest/dts/bindings/i2c/
Dmicrochip,xec-i2c.yaml2 # SPDX-License-Identifier: Apache-2.0
6 compatible: "microchip,xec-i2c"
8 include: [i2c-controller.yaml, pinctrl-device.yaml]
24 girq-bit:
27 description: Bit position in GIRQ for this device
32 description: PCR sleep register index and bit position
34 pinctrl-0:
37 pinctrl-names:
40 sda-gpios:
41 type: phandle-array
[all …]
Dmicrochip,xec-i2c-v2.yaml2 # SPDX-License-Identifier: Apache-2.0
6 compatible: "microchip,xec-i2c-v2"
8 include: [i2c-controller.yaml, pinctrl-device.yaml]
22 description: array of GIRQ numbers [8:26] and bit positions [0:31]
27 description: PCR sleep register index and bit position
29 pinctrl-0:
32 pinctrl-names:
/Zephyr-latest/include/zephyr/sys/
Dbitarray.h4 * SPDX-License-Identifier: Apache-2.0
23 * @defgroup bitarray_apis Bit array
26 * @brief Store and manipulate bits in a bit array.
42 /* Spinlock guarding access to this bit array */
87 * Set a bit in a bit array
90 * @param[in] bit The bit to be set
93 * @retval -EINVAL Invalid argument (e.g. bit to set exceeds
94 * the number of bits in bit array, etc.)
96 int sys_bitarray_set_bit(sys_bitarray_t *bitarray, size_t bit);
99 * Clear a bit in a bit array
[all …]
/Zephyr-latest/dts/bindings/input/
Dmicrochip,xec-kbd.yaml3 # SPDX-License-Identifier: Apache-2.0
7 compatible: "microchip,xec-kbd"
9 include: [kbd-matrix-common.yaml, pinctrl-device.yaml]
12 "#address-cells":
16 "#size-cells":
29 description: Array of pairs of GIRQ number and bit position
34 description: ADC PCR register index and bit position
36 row-size:
39 col-size:
/Zephyr-latest/dts/bindings/adc/
Dmicrochip,xec-adc.yaml3 # SPDX-License-Identifier: Apache-2.0
7 compatible: "microchip,xec-adc"
9 include: [adc-controller.yaml, pinctrl-device.yaml]
18 "#io-channel-cells":
24 description: Array of pairs of GIRQ number and bit position
29 description: ADC PCR register index and bit position
41 pinctrl-0:
44 pinctrl-names:
47 io-channel-cells:
48 - input
/Zephyr-latest/include/zephyr/display/
Dcfb.h4 * SPDX-License-Identifier: Apache-2.0
39 CFB_FONT_MONO_VPACKED = BIT(0),
40 CFB_FONT_MONO_HPACKED = BIT(1),
41 CFB_FONT_MSB_FIRST = BIT(2),
84 * @param x Position in X direction of the beginning of the string
85 * @param y Position in Y direction of the beginning of the string
93 * For compare to cfb_print, cfb_draw_text accept non tile-aligned coords
98 * @param x Position in X direction of the beginning of the string
99 * @param y Position in Y direction of the beginning of the string
109 * @param pos position of the point
[all …]
/Zephyr-latest/dts/bindings/pwm/
Dmicrochip,xec-pwmbbled.yaml2 # SPDX-License-Identifier: Apache-2.0
6 include: [pwm-controller.yaml, base.yaml, pinctrl-device.yaml]
8 compatible: "microchip,xec-pwmbbled"
20 description: Array of pairs of GIRQ number and bit position
25 description: BBLED PCR register index and bit position
27 clock-select:
32 - PWM_BBLED_CLK_AHB: Clock source is the PLL based AHB clock
33 - PWM_BBLED_CLK_32K: Clock source is the 32KHz domain
35 - "PWM_BBLED_CLK_32K"
36 - "PWM_BBLED_CLK_48M"
[all …]
/Zephyr-latest/include/zephyr/dt-bindings/pinctrl/
Dgecko-pinctrl.h3 * SPDX-License-Identifier: Apache-2.0
10 * The whole GECKO_pin configuration information is encoded in a 32-bit bitfield
13 * - 31..24: Pin function.
14 * - 23..16: Reserved.
15 * - 15..8: Port for UART_RX/UART_TX functions.
16 * - 7..0: Pin number for UART_RX/UART_TX functions.
17 * - 15..8: Reserved for UART_LOC function.
18 * - 7..0: Loc for UART_LOC function.
22 * @name GECKO_pin configuration bit field positions and masks.
26 /** Position of the function field. */
[all …]
Dgecko-pinctrl-s1.h3 * SPDX-License-Identifier: Apache-2.0
10 * The whole GECKO_pin configuration information is encoded in a 32-bit bitfield
13 * - 31..24: Pin function.
14 * - 23..16: Reserved.
15 * - 15..8: Port for UART_RX/UART_TX functions.
16 * - 7..0: Pin number for UART_RX/UART_TX functions.
17 * - 15..8: Reserved for UART_LOC function.
18 * - 7..0: Loc for UART_LOC function.
22 * @name GECKO_pin configuration bit field positions and masks.
26 /** Position of the function field. */
[all …]
/Zephyr-latest/dts/bindings/watchdog/
Dmicrochip,xec-watchdog.yaml2 # SPDX-License-Identifier: Apache-2.0
8 compatible: "microchip,xec-watchdog"
20 description: Array of GIRQ numbers [8:26] and bit positions [0:31].
25 description: PCR sleep enable register index and bit position.
/Zephyr-latest/soc/gd/gd32/common/
Dpinctrl_soc.h4 * SPDX-License-Identifier: Apache-2.0
19 #include <dt-bindings/pinctrl/gd32-af.h>
21 #include <dt-bindings/pinctrl/gd32-afio.h>
33 * - 0-12: GD32_PINMUX_AF bit field.
34 * - 13-25: Reserved.
35 * - 26-31: Pin configuration bit field (@ref GD32_PINCFG).
38 * - 0-19: GD32_PINMUX_AFIO bit field.
39 * - 20-25: Reserved.
40 * - 26-31: Pin configuration bit field (@ref GD32_PINCFG).
79 /** No pull-up/down */
[all …]
/Zephyr-latest/soc/intel/intel_adsp/common/include/
Dintel_adsp_hda.h2 * SPDX-License-Identifier: Apache-2.0
41 #define DGCS_SCS BIT(31) /* Sample container size */
42 #define DGCS_GEN BIT(26) /* Gateway Enable */
43 #define DGCS_L1ETP BIT(25) /* L1 Enter Prevent */
44 #define DGCS_L1EXP BIT(24) /* L1 Exit Prevent */
45 #define DGCS_FWCB BIT(23) /* Firmware Control Buffer */
46 #define DGCS_GBUSY BIT(15) /* Gateway Busy */
47 #define DGCS_TE BIT(14) /* Transfer Error */
48 #define DGCS_BSC BIT(11) /* Buffer Segment Completion */
49 #define DGCS_BOR BIT(10) /* Buffer Overrun */
[all …]
/Zephyr-latest/dts/bindings/rtc/
Dmicrochip,xec-timer.yaml2 # SPDX-License-Identifier: Apache-2.0
6 compatible: "microchip,xec-timer"
17 clock-frequency:
23 description: Timer frequency equals clock-frequency divided by the prescaler value
25 max-value:
33 description: Array of GIRQ numbers [8:26] and bit positions [0:31].
38 description: PCR sleep enable register index and bit position.
/Zephyr-latest/tests/drivers/pinctrl/api/src/
Dpinctrl_soc.h4 * SPDX-License-Identifier: Apache-2.0
19 * @name Test pin configuration bit field positions and masks.
27 /** Position of the pull field. */
31 /** Position of the pin field. */
39 * @name Test pinctrl pull-up/down.
43 /** Pull-up disabled. */
45 /** Pull-down enabled. */
47 /** Pull-up enabled. */
55 * @param pincfg Pin configuration bit field.
62 * @param pincfg Pin configuration bit field.
/Zephyr-latest/dts/bindings/crypto/
Dmicrochip,xec-symcr.yaml2 # SPDX-License-Identifier: Apache-2.0
6 compatible: "microchip,xec-symcr"
20 description: XEC ECIA GIRQ number and bit position.
/Zephyr-latest/dts/bindings/ethernet/
Dsnps,dwcxgmac.yaml2 # SPDX - License - Identifier : Apache - 2.0
9 - name: reset-device.yaml
10 - name: ethernet-controller.yaml
17 max-frame-size:
23 means that normally xgmac will reject any frame above max-frame-size
27 max-speed:
30 - 10
31 - 100
32 - 1000
33 - 2500
[all …]

123456789