Searched full:vectored (Results 1 – 25 of 129) sorted by relevance
123456
| /Zephyr-latest/soc/common/riscv-privileged/ |
| D | vector.S | 34 * CLIC vectored mode
36 * CLIC vectored mode uses mtvec exclusively for exception handling and
45 addi t0, t0, 0x03 /* Enable CLIC vectored mode by setting LSB */
49 * CLIC vectored mode has a similar concept to CLINT vectored mode,
51 * However, in CLIC vectored mode, the handler table contains the
55 * When an interrupt occurs in CLIC vectored mode, the address of the
66 * CLINT vectored mode
70 * address of _irq_vector_table to indicate that vectored mode
78 addi t0, t0, 0x01 /* Enable vectored mode by setting LSB */
|
| D | Kconfig | 8 bool "Should the SOC use vectored mode"
11 Should the SOC use vectored mode.
|
| /Zephyr-latest/drivers/interrupt_controller/ |
| D | Kconfig.vim | 9 bool "TI Vectored Interrupt Manager"
13 The TI Vectored Interrupt Manager provides hardware assistance for prioritizing
|
| D | intc_nuclei_eclic.S | 17 * In vectored mode, interrupts are cleared automatically.
18 * In non-vectored mode, interrupts are cleared when writing the mnxti register (done in
34 * This function services and clears all pending interrupts for an ECLIC in non-vectored mode.
|
| D | intc_nuclei_eclic.c | 69 /** 0: non-vectored 1:vectored */
|
| D | intc_dw.c | 11 * No support for vectored interrupts
|
| /Zephyr-latest/soc/lowrisc/opentitan/ |
| D | Kconfig | 20 # OpenTitan Ibex core mtvec mode is read-only / forced to vectored mode.
|
| /Zephyr-latest/dts/bindings/interrupt-controller/ |
| D | arm,v7m-nvic.yaml | 1 description: ARMv7-M NVIC (Nested Vectored Interrupt Controller)
|
| D | arm,v8m-nvic.yaml | 1 description: ARMv8-M NVIC (Nested Vectored Interrupt Controller)
|
| D | arm,v6m-nvic.yaml | 1 description: ARMv6-M NVIC (Nested Vectored Interrupt Controller) controller
|
| D | ti,vim.yaml | 7 TI Vectored Interrupt Manager is a external interrupt controller
|
| D | arm,v8.1m-nvic.yaml | 1 description: ARMv8.1-M NVIC (Nested Vectored Interrupt Controller)
|
| /Zephyr-latest/dts/bindings/rtc/ |
| D | st,stm32-rtc.yaml | 37 Vectored Interrupt Controller (NVIC) and to Power Control (PWR) wake-up
|
| /Zephyr-latest/boards/qemu/cortex_m0/doc/ |
| D | index.rst | 11 * Nested Vectored Interrupt Controller
28 | NVIC | on-chip | nested vectored |
|
| /Zephyr-latest/boards/bbc/microbit/doc/ |
| D | index.rst | 16 * :abbr:`NVIC (Nested Vectored Interrupt Controller)`
48 | NVIC | on-chip | nested vectored |
|
| /Zephyr-latest/boards/vngiotlab/nrf52_vbluno52/doc/ |
| D | index.rst | 11 * :abbr:`NVIC (Nested Vectored Interrupt Controller)`
34 | NVIC | on-chip | nested vectored |
|
| /Zephyr-latest/boards/qemu/cortex_m3/doc/ |
| D | index.rst | 10 * Nested Vectored Interrupt Controller
28 | NVIC | on-chip | nested vectored |
|
| /Zephyr-latest/boards/brcm/bcm958401m2/doc/ |
| D | index.rst | 27 | NVIC | on-chip | nested vectored interrupt controller |
|
| /Zephyr-latest/boards/brcm/bcm958402m2/doc/ |
| D | m7.rst | 27 | NVIC | on-chip | nested vectored interrupt controller |
|
| /Zephyr-latest/boards/arduino/due/doc/ |
| D | index.rst | 13 * Nested Vectored Interrupt Controller (NVIC)
40 | NVIC | on-chip | nested vectored |
72 A Cortex-M3/4-based board uses vectored exceptions. This means each exception
|
| /Zephyr-latest/boards/adafruit/nrf52_adafruit_feather/doc/ |
| D | index.rst | 10 * :abbr:`NVIC (Nested Vectored Interrupt Controller)`
44 | NVIC | on-chip | nested vectored |
|
| /Zephyr-latest/boards/croxel/croxel_cx1825/doc/ |
| D | index.rst | 15 * :abbr:`NVIC (Nested Vectored Interrupt Controller)`
|
| /Zephyr-latest/arch/arm/core/ |
| D | Kconfig.vfp | 16 This option signifies the support for a Vectored Floating-Point (VFP)
|
| /Zephyr-latest/boards/nuvoton/numaker_m2l31ki/doc/ |
| D | index.rst | 34 | NVIC | on-chip | nested vectored |
|
| /Zephyr-latest/boards/bbc/microbit_v2/doc/ |
| D | index.rst | 42 | NVIC | on-chip | nested vectored |
|
123456
