Searched full:nrst (Results 1 – 25 of 27) sorted by relevance
12
| /Zephyr-latest/dts/bindings/hwinfo/ |
| D | atmel,sam-rstc.yaml | 17 user-nrst:
19 description: Allow user reset on external NRST assert.
|
| /Zephyr-latest/soc/atmel/sam0/common/ |
| D | Kconfig.saml2x | 83 keeping nRST pin low. When enabling this option, both CS and nRST will
|
| /Zephyr-latest/boards/shields/reyax_lora/doc/ |
| D | index.rst | 19 - NRST: Active low reset
|
| /Zephyr-latest/dts/bindings/gpio/ |
| D | arduino-nano-header-r3.yaml | 9 * A 15-pin header with mostly digital signals. The additional NRST (pin3)
|
| D | ambiq-header.yaml | 15 nRST - GND - VDD_MCU - GND -
|
| /Zephyr-latest/drivers/hwinfo/ |
| D | hwinfo_sam_rstc.c | 70 /* Enable/disable user reset on NRST */ in hwinfo_rstc_init()
|
| /Zephyr-latest/dts/arm/atmel/ |
| D | samr34.dtsi | 59 reset-gpios = <&portb 15 GPIO_ACTIVE_LOW>; /* nRST */
|
| D | sam3x.dtsi | 255 user-nrst;
|
| D | sam4s.dtsi | 239 user-nrst;
|
| D | sam4e.dtsi | 297 user-nrst;
|
| D | same70.dtsi | 468 user-nrst;
|
| /Zephyr-latest/boards/shields/inventek_eswifi/doc/ |
| D | index.rst | 49 as is. Some arduino boards don't have NRST pin connected to a GPIO pin. The
50 recommendation is bend the NRST pin and make a wire to D6. WAKE-UP signal is
72 | D6 | NRST | UART/SPI [wiring] |
|
| /Zephyr-latest/boards/makerbase/mks_canable_v20/doc/ |
| D | index.rst | 71 - NRST : PG10
|
| /Zephyr-latest/boards/others/stm32f401_mini/doc/ |
| D | index.rst | 114 by setting the BOOT0 dip switch position to ON. Reset the board with the NRST button.
|
| /Zephyr-latest/boards/mikroe/mini_m4_for_stm32/doc/ |
| D | mikroe_mini_m4_for_stm32.rst | 42 | MCLR(1) | NRST(15) |
|
| /Zephyr-latest/boards/weact/blackpill_f401cc/doc/ |
| D | index.rst | 125 by keeping the BOOT0 switch pressed while pressing and releasing the NRST switch.
|
| /Zephyr-latest/boards/weact/blackpill_f401ce/doc/ |
| D | index.rst | 130 by keeping the BOOT0 switch pressed while pressing and releasing the NRST switch.
|
| /Zephyr-latest/boards/weact/blackpill_f411ce/doc/ |
| D | index.rst | 130 by keeping the BOOT0 switch pressed while pressing and releasing the NRST switch.
|
| /Zephyr-latest/boards/weact/stm32f405_core/doc/ |
| D | index.rst | 127 by keeping the BOOT0 switch pressed while pressing and releasing the NRST switch.
|
| /Zephyr-latest/boards/weact/stm32g431_core/doc/ |
| D | index.rst | 115 keeping the BOOT0 switch pressed while pressing and releasing the NRST switch.
|
| /Zephyr-latest/boards/others/icev_wireless/doc/ |
| D | index.rst | 72 The J3 pins are 4V, 3.3V, NRST, GPIO2, GPIO3, GPIO8, GPIO9, GPIO10, GPIO20,
|
| /Zephyr-latest/boards/olimex/stm32_p405/doc/ |
| D | index.rst | 57 * RST = NRST
154 | RST | NRST |
|
| /Zephyr-latest/boards/olimex/olimexino_stm32/doc/ |
| D | index.rst | 65 * RST = NRST
95 | 10 | RESET | NRST |
189 | 1 | RESET | NRST |
|
| /Zephyr-latest/boards/olimex/stm32_h405/doc/ |
| D | index.rst | 60 * RST = NRST
|
| /Zephyr-latest/boards/ronoth/lodev/doc/ |
| D | s76s.rst | 107 NRST I/O - - - …
|
12
