Home
last modified time | relevance | path

Searched +full:jtag +full:- +full:dp (Results 1 – 13 of 13) sorted by relevance

/Zephyr-latest/dts/bindings/pinctrl/
Dst,stm32f1-pinctrl.yaml2 # SPDX-License-Identifier: Apache-2.0
6 Based on pincfg-node.yaml binding.
8 Note: `bias-disable` and `drive-push-pull` are default pin configurations.
9 They will be applied in case no `bias-foo` or `driver-bar` properties
12 compatible: "st,stm32f1-pinctrl"
20 swj-cfg:
24 - "full"
25 - "no-njtrst"
26 - "jtag-disable"
27 - "disable"
[all …]
/Zephyr-latest/drivers/pinctrl/
Dpinctrl_stm32.c2 * Copyright (c) 2016 Open-RnD Sp. z o.o.
6 * SPDX-License-Identifier: Apache-2.0
121 /* ignore swj-cfg reset state (default value) */
130 /* reset state is '000' (Full SWJ, (JTAG-DP + SW-DP)) */ in stm32f1_swj_cfg_init()
133 /* 001: Full SWJ (JTAG-DP + SW-DP) but without NJTRST */ in stm32f1_swj_cfg_init()
137 /* 010: JTAG-DP Disabled and SW-DP Enabled */ in stm32f1_swj_cfg_init()
141 /* 100: JTAG-DP Disabled and SW-DP Disabled */ in stm32f1_swj_cfg_init()
164 * @retval -EINVAL If pins have an incompatible set of remaps.
180 return -EINVAL; in stm32_pins_remap()
189 /* read initial value, ignore write-only SWJ_CFG */ in stm32_pins_remap()
[all …]
/Zephyr-latest/boards/nxp/s32z2xxdc2/support/
Dstartup.cmm3 ; SPDX-License-Identifier: Apache-2.0 *
5 ; Lauterbach Trace32 start-up script for S32Z27x / Cortex-R52 *
8 ; - command operation to execute *
11 ; - elfFile filepath of ELF to load *
12 ; - rtu Real-Time Unit (RTU) index *
15 ; - core core index, relative to the RTU *
18 ; - lockstep set to "yes" to start the core in lock-step mode *
20 ; - Core0 and Core2 (redundancy) operate as a lockstep pair *
21 ; - Core1 and Core3 (redundancy) operate as a lockstep pair *
59 ; select lock-step or split-lock mode (CFG_CORE.SPLT_LCK bit)
[all …]
/Zephyr-latest/boards/ene/kb1200_evb/support/
Dopenocd.cfg1 # SPDX-License-Identifier: GPL-2.0-or-later
7 source [find target/swj-dp.tcl]
17 # SWD DAP ID of ENE KB1200 Cortex-M4.
24 # Work-area is a space in RAM used for flash programming
33 swj_newdap $_CHIPNAME cpu -irlen 4 -expected-id $_CPUDAPID
34 dap create $_CHIPNAME.dap -chain-position $_CHIPNAME.cpu
36 target create $_TARGETNAME cortex_m -endian little -dap $_CHIPNAME.dap
38 $_TARGETNAME configure -work-area-phys 0x200c0000 -work-area-size $_WORKAREASIZE -work-area-backup 0
40 # Initial JTAG/SWD speed
46 $_TARGETNAME configure -event reset-start {adapter speed 600}
/Zephyr-latest/subsys/dap/
Dcmsis_dap.c2 * Copyright (c) 2018-2019 PHYTEC Messtechnik GmbH
5 * SPDX-License-Identifier: Apache-2.0
9 * This file is based on DAP.c from CMSIS-DAP Source (Revision: V2.0.0)
10 * https://github.com/ARM-software/CMSIS_5/tree/develop/CMSIS/DAP/Firmware
11 * Copyright (c) 2013-2017 ARM Limited. All rights reserved.
12 * SPDX-License-Identifier: Apache-2.0
51 MIN(CONFIG_CMSIS_DAP_PACKET_SIZE - 2, UINT8_MAX - 2),
54 MIN(CONFIG_CMSIS_DAP_PACKET_SIZE - 2, UINT8_MAX - 2),
57 MIN(CONFIG_CMSIS_DAP_PACKET_SIZE - 2, UINT8_MAX - 2),
60 MIN(CONFIG_CMSIS_DAP_PACKET_SIZE - 2, UINT8_MAX - 2),
[all …]
/Zephyr-latest/boards/others/black_f407zg_pro/doc/
Dindex.rst6 The BLACK_F407ZG_PRO board features an ARM Cortex-M4 based STM32F407zg MCU
11 - STM32 microcontroller in LQFP144 package
12 - Extension header for all LQFP144 I/Os for quick connection to prototyping
14 - Flexible board power supply:
16 - USB VBUS or external source (3.3V, 5V)
17 - Power management access point
19 - Three LEDs:
21 - 3.3 V power on (LD0)
22 - Two user LEDs: green (LD1), green (LD2)
24 - Four push-buttons: RESET, K0, K1 and WK_UP
[all …]
/Zephyr-latest/boards/olimex/stm32_h103/doc/
Dindex.rst6 The OLIMEX-STM32-H103 is a simple development board based on the
7 STMicroelectronics STM32F103RBT6 ARM Cortex-M3 CPU, with all the MCU pins
8 populated and accessible through two male 26-pin connectors.
14 `OLIMEX-STM32-H103 website`_ and `OLIMEX-STM32-H103 user manual`_.
15 The `OLIMEX-STM32-H103 schematic`_ is also available.
23 The OLIMEX STM32-H103 supports the following hardware features:
25 +-----------+------------+----------------------+
28 | NVIC | on-chip | nested vectored |
30 +-----------+------------+----------------------+
31 | SYSTICK | on-chip | system clock |
[all …]
/Zephyr-latest/boards/blues/swan_r5/doc/
Dindex.rst6 Swan is a low-cost embeddable STM32L4-based microcontroller designed to
7 accelerate the development and deployment of battery-powered solutions.
12 Uniquely for Feather-compatible boards, Swan is designed to satisfy
13 developers' needs that span from early prototyping through high-volume
15 Adafruit's myriad sensors and FeatherWing-compatible carriers.
16 Due to its novel design, for high-volume deployment the low-cost Swan
20 The board has three independent power options---USB, Battery, or Line
21 power---and provides a software-switchable 2 Amp regulator for powering external
22 sensors. When operating in its low-power operating mode, the entire Swan
24 making it quite suitable for battery-powered devices.
[all …]
/Zephyr-latest/boards/others/black_f407ve/doc/
Dindex.rst6 The BLACK_F407VE board features an ARM Cortex-M4 based STM32F407xx MCU
11 - STM32 microcontroller in LQFP100 package
12 - Extension header for all LQFP100 I/Os for quick connection to prototyping
14 - Flexible board power supply:
16 - USB VBUS or external source (3.3V, 5V)
17 - Power management access point
19 - Three LEDs:
21 - 3.3 V power on (LD0)
22 - Two user LEDs: green (LD1), green (LD2)
24 - Four push-buttons: RESET, K0, K1 and WK_UP
[all …]
/Zephyr-latest/boards/st/stm32l496g_disco/doc/
Dindex.rst6 The STM32L496G Discovery board features an ARM Cortex-M4 based STM32L496AG MCU
11 - STM32L496AGI6 microcontroller featuring 1 Mbyte of Flash memory and 320 Kbytes of RAM in an UFBGA…
12 - 1.54 inch 240 x 240 pixel-TFT color LCD with parallel interface
13 - SAI Audio CODEC, with a stereo headset jack, including analog microphone input
14 - Stereo digital MEMS microphones
15 - microSD card connector (card included)
16 - Camera 8 bit-connector
17 - 8 Mbit-PSRAM
18 - IDD measurement
19 - 64 Mbit-Quad-SPI Flash
[all …]
/Zephyr-latest/boards/st/nucleo_l4r5zi/doc/
Dindex.rst6 The Nucleo L4R5ZI board features an ARM Cortex-M4 based STM32L4R5ZI MCU
11 - STM32 microcontroller in LQFP144 package
12 - Two types of extension resources:
14 - Arduino Uno V3 connectivity
15 - ST morpho extension pin headers for full access to all STM32 I/Os
17 - On-board ST-LINK/V2-1 debugger/programmer with SWD connector
18 - Flexible board power supply:
20 - USB VBUS or external source(3.3V, 5V, 7 - 12V)
21 - Power management access point
23 - Three User LEDs: LD1 (Green), LD2 (Blue), LD3 (Red)
[all …]
/Zephyr-latest/doc/develop/flash_debug/
Dprobes.rst1 .. _debug-probes:
12 software supported by Zephyr, see :ref:`flash-debug-host-tools`.
16 connect to the device running Zephyr using the JTAG or SWD protocols. Debug
21 an onboard debug probe, usb-to-serial adapter, and sometimes a drag-and-drop
27 `OpenSDA <#opensda-onboard-debug-probe>`_,
28 `LPC-Link2 <#lpc-link2-onboard-debug-probe>`_, or
29 `MCU-Link <#mcu-link-onboard-debug-probe>`_, probes depending on
31 ST boards have the `ST-LINK probe <#stlink-v21-onboard-debug-probe>`_. Each
35 with pyOCD or OpenOCD debug host tools, or with J-Link firmware to communicate
36 with J-Link debug host tools.
[all …]
/Zephyr-latest/doc/releases/
Drelease-notes-2.4.rst33 * CVE-2020-10060: UpdateHub Might Dereference An Uninitialized Pointer
34 * CVE-2020-10064: Improper Input Frame Validation in ieee802154 Processing
35 * CVE-2020-10066: Incorrect Error Handling in Bluetooth HCI core
36 * CVE-2020-10072: all threads can access all socket file descriptors
37 * CVE-2020-13598: FS: Buffer Overflow when enabling Long File Names in FAT_FS and calling fs_stat
38 * CVE-2020-13599: Security problem with settings and littlefs
39 * CVE-2020-13601: Under embargo until 2020/11/18
40 * CVE-2020-13602: Remote Denial of Service in LwM2M do_write_op_tlv
50 <https://github.com/zephyrproject-rtos/zephyr/issues?q=is%3Aissue+is%3Aopen+label%3Abug>`_.
62 * The :c:func:`wdt_feed` function will now return ``-EAGAIN`` if
[all …]