Searched full:err_rst_enable (Results 1 – 6 of 6) sorted by relevance
| /hal_espressif-latest/components/efuse/esp32c3/ |
| D | esp_efuse_table.csv | 47 WR_DIS.ERR_RST_ENABLE, EFUSE_BLK0, 19, 1, [] wr_dis of ERR_RST_ENABLE
141 ERR_RST_ENABLE, EFUSE_BLK0, 159, 1, [] Use BLOCK0 to check error…
|
| D | esp_efuse_table.c | 151 {EFUSE_BLK0, 19, 1}, // [] wr_dis of ERR_RST_ENABLE,
526 static const esp_efuse_desc_t ERR_RST_ENABLE[] = { variable
889 &WR_DIS_ERR_RST_ENABLE[0], // [] wr_dis of ERR_RST_ENABLE
1359 …&ERR_RST_ENABLE[0], // [] Use BLOCK0 to check error record registers {0: "without check"; 1: …
|
| /hal_espressif-latest/components/hal/esp32c3/include/hal/ |
| D | efuse_ll.h | 50 return EFUSE.rd_repeat_data3.err_rst_enable; in efuse_ll_get_err_rst_enable()
|
| /hal_espressif-latest/tools/esptool_py/docs/en/espefuse/inc/ |
| D | summary_ESP32-C3.rst | 36 …ERR_RST_ENABLE (BLOCK0) Use BLOCK0 to check error record registers …
|
| /hal_espressif-latest/components/soc/esp32c3/include/soc/ |
| D | efuse_struct.h | 419 /** err_rst_enable : R; bitpos: [31]; default: 0;
422 uint32_t err_rst_enable:1; member
|
| /hal_espressif-latest/tools/esptool_py/espefuse/efuse_defs/ |
| D | esp32c3.yaml | 55 …ERR_RST_ENABLE : {show: y, blk : 0, word: 4, pos: 31, len : 1, start: 159, type…
|
