Home
last modified time | relevance | path

Searched full:47 (Results 1 – 25 of 196) sorted by relevance

12345678

/Zephyr-Core-3.4.0/tests/lib/cmsis_dsp/statistics/src/
Dq7.c39 DEFINE_TEST_VARIANT3(statistics_q7, arm_max_q7, 47, in_com1, 2, 47);
61 DEFINE_TEST_VARIANT3(statistics_q7, arm_min_q7, 47, in_com1, 2, 47);
83 DEFINE_TEST_VARIANT3(statistics_q7, arm_absmax_q7, 47, in_absminmax, 2, 47);
105 DEFINE_TEST_VARIANT3(statistics_q7, arm_absmin_q7, 47, in_absminmax, 2, 47);
139 DEFINE_TEST_VARIANT3(statistics_q7, arm_mean_q7, 47, in_com2, 2, 47);
172 DEFINE_TEST_VARIANT3(statistics_q7, arm_power_q7, 47, in_com1, 2, 47);
/Zephyr-Core-3.4.0/tests/lib/cmsis_dsp/support/src/
Dq7.c43 DEFINE_TEST_VARIANT2(support_q7, arm_copy_q7, 47, in_q7, 47);
70 DEFINE_TEST_VARIANT1(support_q7, arm_fill_q7, 47, 47);
96 DEFINE_TEST_VARIANT3(support_q7, arm_q7_to_float, 47, in_q7, ref_f32, 47);
121 DEFINE_TEST_VARIANT3(support_q7, arm_q7_to_q31, 47, in_q7, ref_q31, 47);
146 DEFINE_TEST_VARIANT3(support_q7, arm_q7_to_q15, 47, in_q7, ref_q15, 47);
/Zephyr-Core-3.4.0/tests/subsys/dsp/basicmath/src/
Dq7.c47 DEFINE_TEST_VARIANT4(basic_math_q7, zdsp_add_q7, 47, in_com1, in_com2, ref_add, 47);
81 DEFINE_TEST_VARIANT4(basic_math_q7, zdsp_add_q7_in_place, 47, in_com1, in_com2, ref_add, 47);
116 DEFINE_TEST_VARIANT4(basic_math_q7, zdsp_sub_q7, 47, in_com1, in_com2, ref_sub, 47);
150 DEFINE_TEST_VARIANT4(basic_math_q7, zdsp_sub_q7_in_place, 47, in_com1, in_com2, ref_sub, 47);
185 DEFINE_TEST_VARIANT4(basic_math_q7, zdsp_mult_q7, 47, in_com1, in_com2, ref_mult, 47);
219 DEFINE_TEST_VARIANT4(basic_math_q7, zdsp_mult_q7_in_place, 47, in_com1, in_com2, ref_mult, 47);
251 DEFINE_TEST_VARIANT3(basic_math_q7, zdsp_negate_q7, 47, in_com1, ref_negate, 47);
283 DEFINE_TEST_VARIANT3(basic_math_q7, zdsp_negate_q7_in_place, 47, in_com1, ref_negate, 47);
316 DEFINE_TEST_VARIANT4(basic_math_q7, zdsp_offset_q7, 0p5_47, in_com1, 0x40, ref_offset, 47);
350 DEFINE_TEST_VARIANT4(basic_math_q7, zdsp_offset_q7_in_place, 0p5_47, in_com1, 0x40, ref_offset, 47);
[all …]
/Zephyr-Core-3.4.0/soc/arm/atmel_sam/sam4e/
DKconfig.defconfig.series20 # SAM4E family has total 47 peripherals capable of
24 default 47
/Zephyr-Core-3.4.0/boards/arm/mm_feather/
Dmm_feather-pinctrl.dtsi81 bias-pull-up-value = "47k";
90 bias-pull-up-value = "47k";
121 bias-pull-up-value = "47k";
146 bias-pull-up-value = "47k";
171 bias-pull-up-value = "47k";
/Zephyr-Core-3.4.0/boards/arm/mm_swiftio/
Dmm_swiftio-pinctrl.dtsi101 bias-pull-up-value = "47k";
110 bias-pull-up-value = "47k";
141 bias-pull-up-value = "47k";
166 bias-pull-up-value = "47k";
191 bias-pull-up-value = "47k";
/Zephyr-Core-3.4.0/dts/bindings/pinctrl/
Dnxp,imx7d-pinctrl.yaml85 - "47k"
92 10: 47K- 47K pull up resistor
Dnxp,mcux-rt-pinctrl.yaml103 default: "47k"
106 - "47k"
112 47k resistor selected as default due to this being the default pullup
115 01 PUS_1_47K_Ohm_Pull_Up — 47K Ohm Pull Up
/Zephyr-Core-3.4.0/include/zephyr/arch/arm64/
Dmacro.inc34 .if (((\imm) >> 47) == 0 || ((\imm) >> 47) == 0x1ffff)
/Zephyr-Core-3.4.0/boards/arm/mimxrt1024_evk/
Dmimxrt1024_evk-pinctrl.dtsi212 bias-pull-up-value = "47k";
221 bias-pull-up-value = "47k";
252 bias-pull-up-value = "47k";
277 bias-pull-up-value = "47k";
302 bias-pull-up-value = "47k";
313 bias-pull-up-value = "47k";
/Zephyr-Core-3.4.0/soc/arm/silabs_exx32/efr32bg13p/
DKconfig.defconfig.series16 default 47
/Zephyr-Core-3.4.0/boards/arm/mimxrt1020_evk/
Dmimxrt1020_evk-pinctrl.dtsi212 bias-pull-up-value = "47k";
221 bias-pull-up-value = "47k";
252 bias-pull-up-value = "47k";
277 bias-pull-up-value = "47k";
302 bias-pull-up-value = "47k";
/Zephyr-Core-3.4.0/dts/arm/nordic/
Dnrf5340_cpuapp_peripherals_ns.dtsi16 interrupts = <47 5>;
/Zephyr-Core-3.4.0/boards/arm/mimxrt1060_evk/
Dmimxrt1060_evk-pinctrl.dtsi106 bias-pull-up-value = "47k";
339 bias-pull-up-value = "47k";
348 bias-pull-up-value = "47k";
379 bias-pull-up-value = "47k";
404 bias-pull-up-value = "47k";
429 bias-pull-up-value = "47k";
/Zephyr-Core-3.4.0/boards/arm/mimxrt1064_evk/
Dmimxrt1064_evk-pinctrl.dtsi127 bias-pull-up-value = "47k";
346 bias-pull-up-value = "47k";
355 bias-pull-up-value = "47k";
386 bias-pull-up-value = "47k";
411 bias-pull-up-value = "47k";
436 bias-pull-up-value = "47k";
/Zephyr-Core-3.4.0/soc/arm/xilinx_zynq7000/common/
Dpinctrl_soc.h155 #define MIO47 47
196 #define MIO_GROUP_SPI1_3_GRP_PINS 46, 47, 48
206 #define MIO_GROUP_SDIO1_3_GRP_PINS 46, 47, 48, 49, 50, 51
227 #define MIO_GROUP_CAN0_9_GRP_PINS 46, 47
250 #define MIO_GROUP_UART0_9_GRP_PINS 46, 47
273 #define MIO_GROUP_I2C0_9_GRP_PINS 46, 47
344 #define MIO_GROUP_GPIO0_47_GRP_PINS 47
352 #define MIO_GROUP_USB1_0_GRP_PINS 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51
/Zephyr-Core-3.4.0/boards/arm/mimxrt1050_evk/
Dmimxrt1050_evk-pinctrl.dtsi117 bias-pull-up-value = "47k";
355 bias-pull-up-value = "47k";
364 bias-pull-up-value = "47k";
395 bias-pull-up-value = "47k";
420 bias-pull-up-value = "47k";
445 bias-pull-up-value = "47k";
/Zephyr-Core-3.4.0/boards/arm/mimxrt1062_fmurt6/
Dmimxrt1062_fmurt6-pinctrl.dtsi265 bias-pull-up-value = "47k";
413 bias-pull-up-value = "47k";
422 bias-pull-up-value = "47k";
453 bias-pull-up-value = "47k";
478 bias-pull-up-value = "47k";
503 bias-pull-up-value = "47k";
/Zephyr-Core-3.4.0/drivers/sensor/bmm150/
DKconfig32 bool "High accuracy (47, 83, 20)"
/Zephyr-Core-3.4.0/drivers/dai/intel/alh/
Dalh_map.h60 47, /* 44 - BIDIRECTIONAL */
63 -1, /* 47 - INVALID */
/Zephyr-Core-3.4.0/tests/lib/cmsis_dsp/filtering/src/
Dbiquad_f16.c39 coeff_mod = calloc(47, sizeof(arm_biquad_mod_coef_f16)); /* 47 stages */ in ZTEST()
151 coeff_mod = calloc(47, sizeof(arm_biquad_mod_coef_f16)); /* 47 stages */ in ZTEST()
Dbiquad_f32.c38 coeff_mod = calloc(47, sizeof(arm_biquad_mod_coef_f32)); /* 47 stages */ in ZTEST()
148 coeff_mod = calloc(47, sizeof(arm_biquad_mod_coef_f32)); /* 47 stages */ in ZTEST()
/Zephyr-Core-3.4.0/drivers/sensor/bmc150_magn/
DKconfig35 bool "High accuracy (47, 83, 20)"
/Zephyr-Core-3.4.0/samples/subsys/nvs/
Dsample.yaml21 39 3a 3b 3c 3d 3e 3f 40 41 42 43 44 45 46 47 48 49 4a 4b 4c 4d 4e 4f 50 51 52 53 54 55 \
/Zephyr-Core-3.4.0/dts/arm/atmel/
Ddma_atmel_samv71.h57 #define DMA_PERID_I2SC1_RX_L 47

12345678