Home
last modified time | relevance | path

Searched +full:- +full:1 (Results 1 – 25 of 357) sorted by relevance

12345678910>>...15

/mcuboot-latest/ext/mbedtls-asn1/include/mbedtls/
Doid.h8 * SPDX-License-Identifier: Apache-2.0
14 * http://www.apache.org/licenses/LICENSE-2.0
41 #define MBEDTLS_ERR_OID_NOT_FOUND -0x002E /**< OID is not found. */
42 #define MBEDTLS_ERR_OID_BUF_TOO_SMALL -0x000B /**< output buffer is too small …
49 #define MBEDTLS_OID_X509_EXT_AUTHORITY_KEY_IDENTIFIER (1 << 0)
50 #define MBEDTLS_OID_X509_EXT_SUBJECT_KEY_IDENTIFIER (1 << 1)
51 #define MBEDTLS_OID_X509_EXT_KEY_USAGE (1 << 2)
52 #define MBEDTLS_OID_X509_EXT_CERTIFICATE_POLICIES (1 << 3)
53 #define MBEDTLS_OID_X509_EXT_POLICY_MAPPINGS (1 << 4)
54 #define MBEDTLS_OID_X509_EXT_SUBJECT_ALT_NAME (1 << 5)
[all …]
Dasn1.h4 * \brief Generic ASN.1 parsing
8 * SPDX-License-Identifier: Apache-2.0
14 * http://www.apache.org/licenses/LICENSE-2.0
46 #define MBEDTLS_ERR_ASN1_OUT_OF_DATA -0x0060 /**< Out of data when parsing an…
47 #define MBEDTLS_ERR_ASN1_UNEXPECTED_TAG -0x0062 /**< ASN1 tag was of an unexpect…
48 #define MBEDTLS_ERR_ASN1_INVALID_LENGTH -0x0064 /**< Error when trying to determ…
49 #define MBEDTLS_ERR_ASN1_LENGTH_MISMATCH -0x0066 /**< Actual length differs from …
50 #define MBEDTLS_ERR_ASN1_INVALID_DATA -0x0068 /**< Data is invalid. */
51 #define MBEDTLS_ERR_ASN1_ALLOC_FAILED -0x006A /**< Memory allocation failed */
52 …e MBEDTLS_ERR_ASN1_BUF_TOO_SMALL -0x006C /**< Buffer too small when writing AS…
[all …]
/mcuboot-latest/sim/src/
Dcaps.rs1 // Copyright (c) 2017-2021 Linaro LTD
3 // Copyright (c) 2019-2023 Arm Limited
5 // SPDX-License-Identifier: Apache-2.0
13 RSA2048 = (1 << 0),
14 /* reserved (1 << 1) */
15 EcdsaP256 = (1 << 2),
16 SwapUsingScratch = (1 << 3),
17 OverwriteUpgrade = (1 << 4),
18 EncRsa = (1 << 5),
19 EncKw = (1 << 6),
[all …]
/mcuboot-latest/docs/
Dtestplan-mynewt.md7 For each supported signing algorithm, check that non-signed, and signed
12 key_<sign-algo>.pem, key_<sign-algo>_2.pem. And a keys file with the C public
13 key data for key_<sign-algo>.pem.
17 * `newt build k64f_boot_<sign-algo>`
18 * `newt load k64f_boot_<sign-algo>`
22 * `newt create-image k64f_blinky 1.0.1 key_<sign-algo>.pem`
25 ---
28 *If testing RSA/PSS `newt create-image` needs to be passed in the extra*
29 *flag `--rsa-pss` eg:*
31 `newt create-image k64f_blinky 1.0.1 key_rsa.pem --rsa-pss`
[all …]
DGemfile.lock5 concurrent-ruby (~> 1.0, >= 1.0.2)
11 coffee-script (2.4.1)
12 coffee-script-source
14 coffee-script-source (1.11.1)
17 concurrent-ruby (1.2.2)
19 simpleidn (~> 0.2.1)
20 em-websocket (0.5.3)
26 execjs (2.8.1)
28 faraday-net_http (>= 2.0, < 3.1)
30 faraday-net_http (3.0.2)
[all …]
/mcuboot-latest/boot/espressif/port/esp32s2/
Dbootloader.conf1 # SPDX-FileCopyrightText: 2021 Espressif Systems (Shanghai) CO LTD
3 # SPDX-License-Identifier: Apache-2.0
30 # GPIO input type (0 for Pull-down, 1 for Pull-up)
33 # CONFIG_ESP_SERIAL_BOOT_GPIO_DETECT_VAL=1
37 # CONFIG_ESP_SERIAL_BOOT_UART_NUM=1
64 # CONFIG_ESP_SIGN_KEY_FILE=root-ec-p256.pem
67 # CONFIG_SECURE_SIGNED_ON_BOOT=1
68 # CONFIG_SECURE_SIGNED_APPS_RSA_SCHEME=1
69 # CONFIG_SECURE_BOOT=1
70 # CONFIG_SECURE_BOOT_V2_ENABLED=1
[all …]
/mcuboot-latest/ext/tinycrypt/lib/source/
Dctr_prng.c1 /* ctr_prng.c - TinyCrypt implementation of CTR-PRNG */
38 * NIST SP 800-90A Rev. 1.
40 * Annotations to particular steps (e.g. 10.2.1.2 Step 1) refer to the steps
50 * @param arr IN/OUT -- array to be incremented
51 * @param len IN -- size of arr in bytes
57 for (i = len; i > 0U; i--) { in arrInc()
58 if (++arr[i-1] != 0U) { in arrInc()
71 * @param ctx IN/OUT -- CTR PRNG state
72 * @param providedData IN -- data used when updating the internal state
77 /* 10.2.1.2 step 1 */ in tc_ctr_prng_update()
[all …]
Decc.c1 /* ecc.c - TinyCrypt implementation of common ECC functions */
31 * - Redistributions of source code must retain the above copyright notice,
34 * - Redistributions in binary form must reproduce the above copyright
38 * - Neither the name of Intel Corporation nor the names of its contributors
59 /* IMPORTANT: Make sure a cryptographically-secure PRNG is set and the platform
79 return BITS_TO_BYTES(curve->num_n_bits); in uECC_curve_private_key_size()
84 return 2 * curve->num_bytes; in uECC_curve_public_key_size()
108 ((uECC_word_t)1 << (bit & uECC_WORD_BITS_MASK))); in uECC_vli_testBit()
117 /* Search from the end until we find a non-zero digit. We do it in reverse in vli_numDigits()
119 for (i = max_words - 1; i >= 0 && vli[i] == 0; --i) { in vli_numDigits()
[all …]
/mcuboot-latest/boot/espressif/port/esp32c2/
Dbootloader.conf1 # SPDX-FileCopyrightText: 2023 Espressif Systems (Shanghai) CO LTD
3 # SPDX-License-Identifier: Apache-2.0
30 # GPIO input type (0 for Pull-down, 1 for Pull-up)
33 # CONFIG_ESP_SERIAL_BOOT_GPIO_DETECT_VAL=1
37 # CONFIG_ESP_SERIAL_BOOT_UART_NUM=1
64 # CONFIG_ESP_SIGN_KEY_FILE=root-ec-p256.pem
67 # CONFIG_SECURE_SIGNED_ON_BOOT=1
68 # CONFIG_SECURE_SIGNED_APPS_ECDSA_V2_SCHEME=1
69 # CONFIG_SECURE_BOOT=1
70 # CONFIG_SECURE_BOOT_V2_ENABLED=1
[all …]
/mcuboot-latest/boot/espressif/port/esp32c3/
Dbootloader.conf1 # SPDX-FileCopyrightText: 2021 Espressif Systems (Shanghai) CO LTD
3 # SPDX-License-Identifier: Apache-2.0
32 # GPIO input type (0 for Pull-down, 1 for Pull-up)
35 # CONFIG_ESP_SERIAL_BOOT_GPIO_DETECT_VAL=1
39 # CONFIG_ESP_SERIAL_BOOT_UART_NUM=1
68 # CONFIG_ESP_SIGN_KEY_FILE=root-ec-p256.pem
71 # CONFIG_SECURE_SIGNED_ON_BOOT=1
72 # CONFIG_SECURE_SIGNED_APPS_RSA_SCHEME=1
73 # CONFIG_SECURE_BOOT=1
74 # CONFIG_SECURE_BOOT_V2_ENABLED=1
[all …]
/mcuboot-latest/boot/espressif/port/esp32c6/
Dbootloader.conf1 # SPDX-FileCopyrightText: 2023 Espressif Systems (Shanghai) CO LTD
3 # SPDX-License-Identifier: Apache-2.0
32 # GPIO input type (0 for Pull-down, 1 for Pull-up)
35 # CONFIG_ESP_SERIAL_BOOT_GPIO_DETECT_VAL=1
39 # CONFIG_ESP_SERIAL_BOOT_UART_NUM=1
68 # CONFIG_ESP_SIGN_KEY_FILE=root-ec-p256.pem
71 # CONFIG_SECURE_SIGNED_ON_BOOT=1
72 # CONFIG_SECURE_SIGNED_APPS_RSA_SCHEME=1
73 # CONFIG_SECURE_BOOT=1
74 # CONFIG_SECURE_BOOT_V2_ENABLED=1
[all …]
/mcuboot-latest/boot/espressif/port/esp32h2/
Dbootloader.conf1 # SPDX-FileCopyrightText: 2023 Espressif Systems (Shanghai) CO LTD
3 # SPDX-License-Identifier: Apache-2.0
32 # GPIO input type (0 for Pull-down, 1 for Pull-up)
35 # CONFIG_ESP_SERIAL_BOOT_GPIO_DETECT_VAL=1
39 # CONFIG_ESP_SERIAL_BOOT_UART_NUM=1
68 # CONFIG_ESP_SIGN_KEY_FILE=root-ec-p256.pem
71 # CONFIG_SECURE_SIGNED_ON_BOOT=1
72 # CONFIG_SECURE_SIGNED_APPS_RSA_SCHEME=1
73 # CONFIG_SECURE_BOOT=1
74 # CONFIG_SECURE_BOOT_V2_ENABLED=1
[all …]
/mcuboot-latest/boot/cypress/platforms/PSOC_062_2M/CM4/GCC_ARM/
Dstartup_psoc6_02_cm4.S9 * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
11 * SPDX-License-Identifier: Apache-2.0
17 * www.apache.org/licenses/LICENSE-2.0
39 .arch armv7-m
52 .size __StackLimit, . - __StackLimit
54 .size __StackTop, . - __StackTop
69 .size __HeapBase, . - __HeapBase
71 .size __HeapLimit, . - __HeapLimit
96 .long ioss_interrupts_gpio_1_IRQHandler /* GPIO Port Interrupt #1 */
119 …ong cpuss_interrupts_ipc_1_IRQHandler /* CPUSS Inter Process Communication Interrupt #1 */
[all …]
/mcuboot-latest/boot/espressif/port/esp32/
Dbootloader.conf1 # SPDX-FileCopyrightText: 2021 Espressif Systems (Shanghai) CO LTD
3 # SPDX-License-Identifier: Apache-2.0
29 # GPIO input type (0 for Pull-down, 1 for Pull-up)
32 # CONFIG_ESP_SERIAL_BOOT_GPIO_DETECT_VAL=1
36 # CONFIG_ESP_SERIAL_BOOT_UART_NUM=1
81 # CONFIG_ESP_SIGN_KEY_FILE=root-ec-p256.pem
84 # CONFIG_SECURE_SIGNED_ON_BOOT=1
85 # CONFIG_SECURE_SIGNED_APPS_RSA_SCHEME=1
86 # CONFIG_SECURE_BOOT=1
87 # CONFIG_SECURE_BOOT_V2_ENABLED=1
[all …]
/mcuboot-latest/boot/espressif/ci_configs/
Dsecureboot-sign-ec256.conf1 # SPDX-FileCopyrightText: 2021 Espressif Systems (Shanghai) CO LTD
3 # SPDX-License-Identifier: Apache-2.0
11 CONFIG_SECURE_SIGNED_ON_BOOT=1
12 CONFIG_SECURE_SIGNED_APPS_RSA_SCHEME=1
13 CONFIG_SECURE_BOOT=1
14 CONFIG_SECURE_BOOT_V2_ENABLED=1
15 CONFIG_SECURE_BOOT_SUPPORTS_RSA=1
16 CONFIG_SECURE_FLASH_ENC_ENABLED=1
17 CONFIG_SECURE_FLASH_ENCRYPTION_MODE_RELEASE=1
18 CONFIG_ESP_SIGN_KEY_FILE=root-ec-p256.pem
[all …]
Dsecureboot-sign-rsa2048.conf1 # SPDX-FileCopyrightText: 2021 Espressif Systems (Shanghai) CO LTD
3 # SPDX-License-Identifier: Apache-2.0
11 CONFIG_SECURE_SIGNED_ON_BOOT=1
12 CONFIG_SECURE_SIGNED_APPS_RSA_SCHEME=1
13 CONFIG_SECURE_BOOT=1
14 CONFIG_SECURE_BOOT_V2_ENABLED=1
15 CONFIG_SECURE_BOOT_SUPPORTS_RSA=1
16 CONFIG_SECURE_FLASH_ENC_ENABLED=1
17 CONFIG_SECURE_FLASH_ENCRYPTION_MODE_RELEASE=1
18 CONFIG_ESP_SIGN_KEY_FILE=root-rsa-2048.pem
[all …]
Dsecureboot-sign-rsa3072.conf1 # SPDX-FileCopyrightText: 2021 Espressif Systems (Shanghai) CO LTD
3 # SPDX-License-Identifier: Apache-2.0
11 CONFIG_SECURE_SIGNED_ON_BOOT=1
12 CONFIG_SECURE_SIGNED_APPS_RSA_SCHEME=1
13 CONFIG_SECURE_BOOT=1
14 CONFIG_SECURE_BOOT_V2_ENABLED=1
15 CONFIG_SECURE_BOOT_SUPPORTS_RSA=1
16 CONFIG_SECURE_FLASH_ENC_ENABLED=1
17 CONFIG_SECURE_FLASH_ENCRYPTION_MODE_RELEASE=1
18 CONFIG_ESP_SIGN_KEY_FILE=root-rsa-3072.pem
[all …]
Dsecureboot-sign-ed25519.conf1 # SPDX-FileCopyrightText: 2021 Espressif Systems (Shanghai) CO LTD
3 # SPDX-License-Identifier: Apache-2.0
11 CONFIG_SECURE_SIGNED_ON_BOOT=1
12 CONFIG_SECURE_SIGNED_APPS_RSA_SCHEME=1
13 CONFIG_SECURE_BOOT=1
14 CONFIG_SECURE_BOOT_V2_ENABLED=1
15 CONFIG_SECURE_BOOT_SUPPORTS_RSA=1
16 CONFIG_SECURE_FLASH_ENC_ENABLED=1
17 CONFIG_SECURE_FLASH_ENCRYPTION_MODE_RELEASE=1
18 CONFIG_ESP_SIGN_KEY_FILE=root-ed25519.pem
[all …]
/mcuboot-latest/boot/espressif/port/esp32s3/
Dbootloader.conf1 # SPDX-FileCopyrightText: 2021 Espressif Systems (Shanghai) CO LTD
3 # SPDX-License-Identifier: Apache-2.0
52 # GPIO input type (0 for Pull-down, 1 for Pull-up)
55 # CONFIG_ESP_SERIAL_BOOT_GPIO_DETECT_VAL=1
59 # CONFIG_ESP_SERIAL_BOOT_UART_NUM=1
88 # CONFIG_ESP_SIGN_KEY_FILE=root-ec-p256.pem
91 # CONFIG_SECURE_SIGNED_ON_BOOT=1
92 # CONFIG_SECURE_SIGNED_APPS_RSA_SCHEME=1
93 # CONFIG_SECURE_BOOT=1
94 # CONFIG_SECURE_BOOT_V2_ENABLED=1
[all …]
/mcuboot-latest/boot/cypress/platforms/
Dcycfg_system.h11 * Copyright 2017-2019 Cypress Semiconductor Corporation
12 * SPDX-License-Identifier: Apache-2.0
18 * http://www.apache.org/licenses/LICENSE-2.0
41 #define cpuss_0_dap_0_ENABLED 1U
42 #define srss_0_clock_0_ENABLED 1U
43 #define srss_0_clock_0_altsystickclk_0_ENABLED 1U
44 #define srss_0_clock_0_bakclk_0_ENABLED 1U
45 #define srss_0_clock_0_fastclk_0_ENABLED 1U
46 #define srss_0_clock_0_fll_0_ENABLED 1U
47 #define srss_0_clock_0_hfclk_0_ENABLED 1U
[all …]
/mcuboot-latest/boot/bootutil/include/bootutil/
Dcaps.h3 * Copyright (c) 2021-2023 Arm Limited
9 * http://www.apache.org/licenses/LICENSE-2.0
36 #define BOOTUTIL_CAP_RSA2048 (1<<0)
37 /* reserved (1<<1) */
38 #define BOOTUTIL_CAP_ECDSA_P256 (1<<2)
39 #define BOOTUTIL_CAP_SWAP_USING_SCRATCH (1<<3)
40 #define BOOTUTIL_CAP_OVERWRITE_UPGRADE (1<<4)
41 #define BOOTUTIL_CAP_ENC_RSA (1<<5)
42 #define BOOTUTIL_CAP_ENC_KW (1<<6)
43 #define BOOTUTIL_CAP_VALIDATE_PRIMARY_SLOT (1<<7)
[all …]
/mcuboot-latest/boot/bootutil/src/
Dtlv.c2 * SPDX-License-Identifier: Apache-2.0
11 * http://www.apache.org/licenses/LICENSE-2.0
36 * -1 on errors
46 return -1; in bootutil_tlv_iter_begin()
51 return -1; in bootutil_tlv_iter_begin()
55 if (hdr->ih_protect_tlv_size != info.it_tlv_tot) { in bootutil_tlv_iter_begin()
56 return -1; in bootutil_tlv_iter_begin()
61 return -1; in bootutil_tlv_iter_begin()
63 } else if (hdr->ih_protect_tlv_size != 0) { in bootutil_tlv_iter_begin()
64 return -1; in bootutil_tlv_iter_begin()
[all …]
/mcuboot-latest/ci/
Dmynewt_install.sh1 #!/bin/bash -x
11 # http://www.apache.org/licenses/LICENSE-2.0
22 git clone --depth=1 https://github.com/apache/mynewt-newt
23 [[ $? -ne 0 ]] && exit 1
25 pushd mynewt-newt && ./build.sh
26 [[ $? -ne 0 ]] && exit 1
34 mkdir -p repos/apache-mynewt-core
35 git clone --depth=1 https://github.com/apache/mynewt-core repos/apache-mynewt-core
36 [[ $? -ne 0 ]] && exit 1
39 …git clone --depth=1 --branch v3.3.0 https://github.com/NordicSemiconductor/nrfx.git repos/nordic-n…
[all …]
/mcuboot-latest/boot/espressif/hal/include/esp32c2/
Dsdkconfig.h2 * SPDX-FileCopyrightText: 2023 Espressif Systems (Shanghai) CO LTD
4 * SPDX-License-Identifier: Apache-2.0
7 #define BOOTLOADER_BUILD 1
9 #define CONFIG_IDF_TARGET_ESP32C2 1
10 #define CONFIG_ESP32C2_REV_MIN_0 1
16 #define CONFIG_IDF_TARGET_ARCH_RISCV 1
18 #define CONFIG_XTAL_FREQ_26 1
20 #define CONFIG_SPI_FLASH_ROM_DRIVER_PATCH 1
21 #define CONFIG_MCUBOOT 1
22 #define NDEBUG 1
[all …]
/mcuboot-latest/boot/espressif/hal/include/esp32h2/
Dsdkconfig.h2 * SPDX-FileCopyrightText: 2023 Espressif Systems (Shanghai) CO LTD
4 * SPDX-License-Identifier: Apache-2.0
7 #define BOOTLOADER_BUILD 1
9 #define CONFIG_IDF_TARGET_ESP32H2 1
10 #define CONFIG_ESP32H2_REV_MIN_0 1
16 #define CONFIG_IDF_TARGET_ARCH_RISCV 1
19 #define CONFIG_XTAL_FREQ_32 1
21 #define CONFIG_SPI_FLASH_ROM_DRIVER_PATCH 1
22 #define CONFIG_MCUBOOT 1
23 #define NDEBUG 1
[all …]

12345678910>>...15