Home
last modified time | relevance | path

Searched defs:i (Results 1 – 23 of 23) sorted by relevance

/hal_telink-latest/tlsr9/drivers/B91/reg_include/
Duart_reg.h33 #define reg_uart_data_buf_adr(i) (0x140080+(i)*0x40) //uart(i) argument
35 #define reg_uart_data_buf(i,j) REG_ADDR8(reg_uart_data_buf_adr(i)+(j)) //uart(i)_buf(j) argument
36 #define reg_uart_data_hword_buf(i,j) REG_ADDR16(reg_uart_data_buf_adr(i)+(j)*2) argument
38 #define reg_uart_data_word_buf(i) REG_ADDR32(reg_uart_data_buf_adr(i)) //uart(i) argument
40 #define reg_uart_clk_div(i) REG_ADDR16(0x140084+(i)*0x40) argument
47 #define reg_uart_ctrl0(i) REG_ADDR8(0x140086+(i)*0x40) argument
55 #define reg_uart_ctrl1(i) REG_ADDR8(0x140087+(i)*0x40) argument
68 #define reg_uart_ctrl2(i) REG_ADDR16(0x140088+(i)*0x40) argument
78 #define reg_uart_ctrl3(i) REG_ADDR8(0x140089+(i)*0x40) argument
85 #define reg_uart_rx_timeout0(i) REG_ADDR8(0x14008a+(i)*0x40) argument
[all …]
Dspi_reg.h42 #define reg_spi_data_buf_adr(i) 0x140048+(i)*BASE_ADDR_DIFF argument
56 #define reg_spi_mode0(i) REG_ADDR8(PSPI_BASE_ADDR+(i)*BASE_ADDR_DIFF) argument
71 #define reg_spi_mode1(i) REG_ADDR8(PSPI_BASE_ADDR+0x01+(i)*BASE_ADDR_DIFF) argument
79 #define reg_spi_mode2(i) REG_ADDR8(PSPI_BASE_ADDR+0x02+(i)*BASE_ADDR_DIFF) argument
93 #define reg_spi_tx_cnt0(i) REG_ADDR8(PSPI_BASE_ADDR+0x03+(i)*BASE_ADDR_DIFF) argument
99 #define reg_spi_tx_cnt1(i) REG_ADDR8(PSPI_BASE_ADDR+0x12+(i)*(BASE_ADDR_DIFF-0x12+0x20)) argument
105 #define reg_spi_tx_cnt2(i) REG_ADDR8(PSPI_BASE_ADDR+0x13+(i)*(BASE_ADDR_DIFF-0x13+0x21)) argument
110 #define reg_spi_rx_cnt0(i) REG_ADDR8(PSPI_BASE_ADDR+0x04+(i)*BASE_ADDR_DIFF) argument
116 #define reg_spi_rx_cnt1(i) REG_ADDR8(PSPI_BASE_ADDR+0x10+(i)*(BASE_ADDR_DIFF-0x10+0x1e)) argument
121 #define reg_spi_rx_cnt2(i) REG_ADDR8(PSPI_BASE_ADDR+0x11+(i)*(BASE_ADDR_DIFF-0x11+0x1f)) argument
[all …]
Ddma_reg.h47 #define reg_dma_ctrl(i) REG_ADDR32(( 0x00100444 +(i)*0x14)) argument
64 #define reg_dma_ctr0(i) REG_ADDR8(( 0x00100444 +(i)*0x14)) argument
86 #define reg_dma_ctr3(i) REG_ADDR8((0x00100447 +(i)*0x14)) argument
98 #define reg_dma_src_addr(i) REG_ADDR32 (( 0x00100448 +(i)*0x14)) argument
99 #define reg_dma_dst_addr(i) REG_ADDR32 (( 0x0010044c +(i)*0x14)) argument
100 #define reg_dma_size(i) REG_ADDR32 (( 0x00100450 +(i)*0x14)) argument
110 #define reg_dma_cr3_size(i) (*(volatile unsigned long*) ( 0x00100452 +(i)*0x14)) argument
116 #define reg_dma_llp(i) REG_ADDR32 (( 0x00100454 +(i)*0x14)) argument
Dplic_reg.h35 #define reg_irq_pending(i) (*(volatile unsigned long*)(0 + (0xe4001000+((i>31) ? 4 : 0)))) argument
40 #define reg_irq_src(i) (*(volatile unsigned long*)(0 + (0xe4002000+((i>31) ? 4 : 0) )… argument
45 #define reg_irq_src_priority(i) (*(volatile unsigned long*)(0 + 0xe4000000+((i)<<2))) argument
Dgpio_reg.h133 #define reg_gpio_in(i) REG_ADDR8(0x140300+((i>>8)<<3)) argument
134 #define reg_gpio_ie(i) REG_ADDR8(0x140301+((i>>8)<<3)) argument
135 #define reg_gpio_oen(i) REG_ADDR8(0x140302+((i>>8)<<3)) argument
136 #define reg_gpio_out(i) REG_ADDR8(0x140303+((i>>8)<<3)) argument
137 #define reg_gpio_pol(i) REG_ADDR8(0x140304+((i>>8)<<3)) argument
138 #define reg_gpio_ds(i) REG_ADDR8(0x140305+((i>>8)<<3)) argument
141 #define reg_gpio_func(i) REG_ADDR8(0x140306+((i>>8)<<3)) argument
142 #define reg_gpio_irq_en(i) REG_ADDR8(0x140307+((i>>8)<<3)) // reg_irq_mask: FLD_IRQ_GPIO_EN argument
143 #define reg_gpio_irq_risc0_en(i) REG_ADDR8(0x140338 + (i >> 8)) // reg_irq_mask: FLD_IRQ_GPIO_R… argument
144 #define reg_gpio_irq_risc1_en(i) REG_ADDR8(0x140340 + (i >> 8)) // reg_irq_mask: FLD_IRQ_GPIO_R… argument
[all …]
Dpwm_reg.h149 #define reg_pwm_cmp(i) REG_ADDR16(REG_PWM_BASE+0x14 +(i << 2)) argument
156 #define reg_pwm_cycle(i) REG_ADDR32(REG_PWM_BASE+0x14 + (i << 2)) argument
168 #define reg_pwm_max(i) REG_ADDR16(REG_PWM_BASE+0x16 + (i << 2)) argument
216 #define reg_pwm_irq_mask(i) REG_ADDR8(REG_PWM_BASE+0x30+i*2) argument
232 #define reg_pwm_irq_sta(i) REG_ADDR8(REG_PWM_BASE+0x31+i*2) argument
238 #define reg_pwm_cnt(i) REG_ADDR16(REG_PWM_BASE+0x34 +(i << 1)) argument
268 #define reg_pwm_ir_fifo_dat(i) REG_ADDR16(REG_PWM_BASE+0x48+i*2) argument
Dtimer_reg.h61 #define reg_tmr_capt(i) REG_ADDR32(0x140144 + ((i) << 2)) argument
72 #define reg_tmr_tick(i) REG_ADDR32(0X140150 + ((i) << 2)) argument
Dusb_reg.h119 #define reg_usb_ep_ptr(i) REG_ADDR8(0x100810+((i) & 0x07)) argument
131 #define reg_usb_ep_dat(i) REG_ADDR8(0x100818+((i) & 0x07)) argument
141 #define reg_usb_ep_ctrl(i) REG_ADDR8(0x100820+((i) & 0x07)) argument
162 #define reg_usb_ep_buf_addr(i) REG_ADDR8(0x100828+((i) & 0x07)) argument
Di2c_reg.h165 #define reg_i2c_data_buf(i) REG_ADDR8(( REG_I2C_BASE+0x08 +(i) )) argument
Daudio_reg.h34 #define reg_fifo_buf_adr(i) REG_AUDIO_AHB_BASE+(i)*0x40 argument
Drf_reg.h60 #define reg_rf_dma_tx_rptr(i) REG_ADDR8(0x00100501 + (i << 1)) argument
61 #define reg_rf_dma_tx_wptr(i) REG_ADDR8(0x00100500 + (i << 1)) argument
/hal_telink-latest/tlsr9/drivers/B91/
Daes.c76 for (unsigned char i = 0; i < 4; i++) { in aes_set_key_data() local
95 for (unsigned char i=0; i<16; i++) { in aes_get_result() local
Dpke.c38 unsigned int i = 0; in valid_bits_get() local
78 unsigned int i = 0; in valid_words_get() local
101 signed int i; in big_integer_compare() local
132 unsigned int i, carry, temp; in sub_u32() local
162 signed int i; in div2n_u32() local
208 unsigned int i; in pke_read_operand() local
228 unsigned int i; in pke_load_operand() local
Dpm.c189 for(volatile unsigned char i = 0; i < 30; i++){ //20us in pm_wait_bbpll_done() local
275 for(volatile unsigned int i = 0; i < 64; i++){ in pm_sleep_start() local
294 for(volatile unsigned int i = 0; i < 300; i++){ //200us in pm_sleep_start() local
Dflash.c114 int i; in flash_wait_done() local
170 unsigned int i; in flash_write_page_ram() local
216 for(unsigned int i = 0; i < len; ++i){ in flash_read_page_ram() local
632 int i,f_cnt=0; in flash_read_mid_uid_with_check() local
Dusbhw.c57 for(int i = 0; i < (len); ++i){ in usbhw_write_ep() local
Dspi.c501 for (unsigned int i = 0; i < len; i++) in spi_write() local
518 for (unsigned int i = 0; i < len; i++) in spi_read() local
587 for(int i=0; i<len; i=i+chunk_size) in spi_master_write_read_loopback() local
981 for (unsigned int i = 0; i < data_len; i++) in hspi_master_write_xip() local
1002 for (unsigned int i = 0; i < data_len; i++) in hspi_master_read_xip() local
Duart.c199 unsigned char i = 0, j= 0; in uart_cal_div_and_bwpc() local
525 for(unsigned char i=0;i<len;i++) in uart_send() local
684 unsigned int i = 5; in uart_is_prime() local
Dclock.c101 for(unsigned char i = 0; i< xtal_times; i++) in clock_kick_32k_xtal() local
Dadc.c315 for(int i=0;i<sample_num;i++) in adc_get_code_dma() local
Daudio.c1079 for (unsigned char i=0;i<9;i++) in audio_set_ext_codec() local
/hal_telink-latest/tlsr9/ble/common/
Dutility.h23 #define cat2(i,j) i##j argument
24 #define cat3(i,j,k) i##j##k argument
100 #define foreach(i, n) for(int i = 0; i < (n); ++i) argument
101 #define foreach_range(i, s, e) for(int i = (s); i < (e); ++i) argument
102 #define foreach_arr(i, arr) for(int i = 0; i < ARRAY_SIZE(arr); ++i) argument
106 #define everyN(i, n) ++(i); (i)=((i) < N ? (i) : 0); if(0 == (i)) argument
Dutility.c27 int i, c; in swapN() local
38 int i; in swapX() local