Home
last modified time | relevance | path

Searched defs:XCHAL_ICACHE_LINESIZE (Results 1 – 15 of 15) sorted by relevance

/hal_xtensa-latest/zephyr/soc/dc233c/xtensa/config/
Dcore-isa.h157 #define XCHAL_ICACHE_LINESIZE 32 /* I-cache line size in bytes */ macro
/hal_xtensa-latest/zephyr/soc/intel_cnl_adsp/xtensa/config/
Dcore-isa.h239 #define XCHAL_ICACHE_LINESIZE 64 /* I-cache line size in bytes */ macro
/hal_xtensa-latest/zephyr/soc/intel_icl_adsp/xtensa/config/
Dcore-isa.h239 #define XCHAL_ICACHE_LINESIZE 64 /* I-cache line size in bytes */ macro
/hal_xtensa-latest/zephyr/soc/intel_apl_adsp/xtensa/config/
Dcore-isa.h239 #define XCHAL_ICACHE_LINESIZE 64 /* I-cache line size in bytes */ macro
/hal_xtensa-latest/zephyr/soc/mimx8ml8/xtensa/config/
Dcore-isa.h212 #define XCHAL_ICACHE_LINESIZE 128 /* I-cache line size in bytes */ macro
/hal_xtensa-latest/zephyr/soc/intel_tgl_adsp/xtensa/config/
Dcore-isa.h239 #define XCHAL_ICACHE_LINESIZE 64 /* I-cache line size in bytes */ macro
/hal_xtensa-latest/zephyr/soc/sample_controller/xtensa/config/
Dcore-isa.h232 #define XCHAL_ICACHE_LINESIZE 4 /* I-cache line size in bytes */ macro
/hal_xtensa-latest/zephyr/soc/nxp_imx_adsp/xtensa/config/
Dcore-isa.h212 #define XCHAL_ICACHE_LINESIZE 128 /* I-cache line size in bytes */ macro
/hal_xtensa-latest/zephyr/soc/nxp_imx8ulp_adsp/xtensa/config/
Dcore-isa.h237 #define XCHAL_ICACHE_LINESIZE 128 /* I-cache line size in bytes */ macro
/hal_xtensa-latest/zephyr/soc/intel_ace15_mtpm/xtensa/config/
Dcore-isa.h291 #define XCHAL_ICACHE_LINESIZE 64 /* I-cache line size in bytes */ macro
/hal_xtensa-latest/zephyr/soc/intel_ace30_ptl/xtensa/config/
Dcore-isa.h291 #define XCHAL_ICACHE_LINESIZE 64 /* I-cache line size in bytes */ macro
/hal_xtensa-latest/zephyr/soc/mt8195_adsp/xtensa/config/
Dcore-isa.h284 #define XCHAL_ICACHE_LINESIZE 128 /* I-cache line size in bytes */ macro
/hal_xtensa-latest/zephyr/soc/sample_controller32/xtensa/config/
Dcore-isa.h279 #define XCHAL_ICACHE_LINESIZE 4 /* I-cache line size in bytes */ macro
/hal_xtensa-latest/zephyr/soc/nxp_rt600_adsp/xtensa/config/
Dcore-isa.h291 #define XCHAL_ICACHE_LINESIZE 256 /* I-cache line size in bytes */ macro
/hal_xtensa-latest/zephyr/soc/nxp_rt500_adsp/xtensa/config/
Dcore-isa.h289 #define XCHAL_ICACHE_LINESIZE 8 /* I-cache line size in bytes */ macro