Home
last modified time | relevance | path

Searched defs:XCHAL_HAVE_CACHEATTR (Results 1 – 15 of 15) sorted by relevance

/hal_xtensa-latest/zephyr/soc/dc233c/xtensa/config/
Dcore-isa.h458 #define XCHAL_HAVE_CACHEATTR 0 /* CACHEATTR register present */ macro
/hal_xtensa-latest/zephyr/soc/intel_cnl_adsp/xtensa/config/
Dcore-isa.h578 #define XCHAL_HAVE_CACHEATTR 0 /* CACHEATTR register present */ macro
/hal_xtensa-latest/zephyr/soc/intel_icl_adsp/xtensa/config/
Dcore-isa.h578 #define XCHAL_HAVE_CACHEATTR 0 /* CACHEATTR register present */ macro
/hal_xtensa-latest/zephyr/soc/intel_apl_adsp/xtensa/config/
Dcore-isa.h578 #define XCHAL_HAVE_CACHEATTR 0 /* CACHEATTR register present */ macro
/hal_xtensa-latest/zephyr/soc/mimx8ml8/xtensa/config/
Dcore-isa.h616 #define XCHAL_HAVE_CACHEATTR 0 /* CACHEATTR register present */ macro
/hal_xtensa-latest/zephyr/soc/intel_tgl_adsp/xtensa/config/
Dcore-isa.h601 #define XCHAL_HAVE_CACHEATTR 0 /* CACHEATTR register present */ macro
/hal_xtensa-latest/zephyr/soc/sample_controller/xtensa/config/
Dcore-isa.h614 #define XCHAL_HAVE_CACHEATTR 0 /* CACHEATTR register present */ macro
/hal_xtensa-latest/zephyr/soc/nxp_imx_adsp/xtensa/config/
Dcore-isa.h616 #define XCHAL_HAVE_CACHEATTR 0 /* CACHEATTR register present */ macro
/hal_xtensa-latest/zephyr/soc/nxp_imx8ulp_adsp/xtensa/config/
Dcore-isa.h643 #define XCHAL_HAVE_CACHEATTR 0 /* CACHEATTR register present */ macro
/hal_xtensa-latest/zephyr/soc/intel_ace15_mtpm/xtensa/config/
Dcore-isa.h671 #define XCHAL_HAVE_CACHEATTR 0 /* CACHEATTR register present */ macro
/hal_xtensa-latest/zephyr/soc/intel_ace30_ptl/xtensa/config/
Dcore-isa.h669 #define XCHAL_HAVE_CACHEATTR 0 /* CACHEATTR register present */ macro
/hal_xtensa-latest/zephyr/soc/mt8195_adsp/xtensa/config/
Dcore-isa.h694 #define XCHAL_HAVE_CACHEATTR 0 /* CACHEATTR register present */ macro
/hal_xtensa-latest/zephyr/soc/sample_controller32/xtensa/config/
Dcore-isa.h709 #define XCHAL_HAVE_CACHEATTR 0 /* CACHEATTR register present */ macro
/hal_xtensa-latest/zephyr/soc/nxp_rt600_adsp/xtensa/config/
Dcore-isa.h766 #define XCHAL_HAVE_CACHEATTR 0 /* CACHEATTR register present */ macro
/hal_xtensa-latest/zephyr/soc/nxp_rt500_adsp/xtensa/config/
Dcore-isa.h781 #define XCHAL_HAVE_CACHEATTR 0 /* CACHEATTR register present */ macro