Home
last modified time | relevance | path

Searched defs:XCHAL_HAVE_CACHEATTR (Results 1 – 9 of 9) sorted by relevance

/hal_xtensa-3.4.0/zephyr/soc/intel_cnl_adsp/xtensa/config/
Dcore-isa.h578 #define XCHAL_HAVE_CACHEATTR 0 /* CACHEATTR register present */ macro
/hal_xtensa-3.4.0/zephyr/soc/intel_icl_adsp/xtensa/config/
Dcore-isa.h578 #define XCHAL_HAVE_CACHEATTR 0 /* CACHEATTR register present */ macro
/hal_xtensa-3.4.0/zephyr/soc/intel_apl_adsp/xtensa/config/
Dcore-isa.h578 #define XCHAL_HAVE_CACHEATTR 0 /* CACHEATTR register present */ macro
/hal_xtensa-3.4.0/zephyr/soc/nxp_imx8/xtensa/config/
Dcore-isa.h616 #define XCHAL_HAVE_CACHEATTR 0 /* CACHEATTR register present */ macro
/hal_xtensa-3.4.0/zephyr/soc/sample_controller/xtensa/config/
Dcore-isa.h614 #define XCHAL_HAVE_CACHEATTR 0 /* CACHEATTR register present */ macro
/hal_xtensa-3.4.0/zephyr/soc/mimx8ml8/xtensa/config/
Dcore-isa.h616 #define XCHAL_HAVE_CACHEATTR 0 /* CACHEATTR register present */ macro
/hal_xtensa-3.4.0/zephyr/soc/intel_tgl_adsp/xtensa/config/
Dcore-isa.h601 #define XCHAL_HAVE_CACHEATTR 0 /* CACHEATTR register present */ macro
/hal_xtensa-3.4.0/zephyr/soc/intel_ace15_mtpm/xtensa/config/
Dcore-isa.h671 #define XCHAL_HAVE_CACHEATTR 0 /* CACHEATTR register present */ macro
/hal_xtensa-3.4.0/zephyr/soc/intel_s1000/xtensa/config/
Dcore-isa.h650 #define XCHAL_HAVE_CACHEATTR 0 /* CACHEATTR register present */ macro