Home
last modified time | relevance | path

Searched defs:XCHAL_DEBUGLEVEL (Results 1 – 15 of 15) sorted by relevance

/hal_xtensa-latest/zephyr/soc/dc233c/xtensa/config/
Dcore-isa.h282 #define XCHAL_DEBUGLEVEL 6 /* debug interrupt level */ macro
/hal_xtensa-latest/zephyr/soc/intel_icl_adsp/xtensa/config/
Dcore-isa.h383 #define XCHAL_DEBUGLEVEL 6 /* debug interrupt level */ macro
/hal_xtensa-latest/zephyr/soc/intel_apl_adsp/xtensa/config/
Dcore-isa.h383 #define XCHAL_DEBUGLEVEL 6 /* debug interrupt level */ macro
/hal_xtensa-latest/zephyr/soc/intel_cnl_adsp/xtensa/config/
Dcore-isa.h383 #define XCHAL_DEBUGLEVEL 6 /* debug interrupt level */ macro
/hal_xtensa-latest/zephyr/soc/mimx8ml8/xtensa/config/
Dcore-isa.h382 #define XCHAL_DEBUGLEVEL 4 /* debug interrupt level */ macro
/hal_xtensa-latest/zephyr/soc/intel_tgl_adsp/xtensa/config/
Dcore-isa.h406 #define XCHAL_DEBUGLEVEL 6 /* debug interrupt level */ macro
/hal_xtensa-latest/zephyr/soc/sample_controller/xtensa/config/
Dcore-isa.h403 #define XCHAL_DEBUGLEVEL 6 /* debug interrupt level */ macro
/hal_xtensa-latest/zephyr/soc/nxp_imx_adsp/xtensa/config/
Dcore-isa.h382 #define XCHAL_DEBUGLEVEL 4 /* debug interrupt level */ macro
/hal_xtensa-latest/zephyr/soc/nxp_imx8ulp_adsp/xtensa/config/
Dcore-isa.h409 #define XCHAL_DEBUGLEVEL 4 /* debug interrupt level */ macro
/hal_xtensa-latest/zephyr/soc/intel_ace15_mtpm/xtensa/config/
Dcore-isa.h485 #define XCHAL_DEBUGLEVEL 4 /* debug interrupt level */ macro
/hal_xtensa-latest/zephyr/soc/intel_ace30_ptl/xtensa/config/
Dcore-isa.h485 #define XCHAL_DEBUGLEVEL 4 /* debug interrupt level */ macro
/hal_xtensa-latest/zephyr/soc/mt8195_adsp/xtensa/config/
Dcore-isa.h473 #define XCHAL_DEBUGLEVEL 4 /* debug interrupt level */ macro
/hal_xtensa-latest/zephyr/soc/sample_controller32/xtensa/config/
Dcore-isa.h478 #define XCHAL_DEBUGLEVEL 6 /* debug interrupt level */ macro
/hal_xtensa-latest/zephyr/soc/nxp_rt500_adsp/xtensa/config/
Dcore-isa.h523 #define XCHAL_DEBUGLEVEL 4 /* debug interrupt level */ macro
/hal_xtensa-latest/zephyr/soc/nxp_rt600_adsp/xtensa/config/
Dcore-isa.h509 #define XCHAL_DEBUGLEVEL 4 /* debug interrupt level */ macro