Home
last modified time | relevance | path

Searched defs:XCHAL_DCACHE_SETWIDTH (Results 1 – 15 of 15) sorted by relevance

/hal_xtensa-latest/zephyr/soc/dc233c/xtensa/config/
Dcore-isa.h190 #define XCHAL_DCACHE_SETWIDTH 7 macro
/hal_xtensa-latest/zephyr/soc/intel_cnl_adsp/xtensa/config/
Dcore-isa.h288 #define XCHAL_DCACHE_SETWIDTH 8 macro
/hal_xtensa-latest/zephyr/soc/intel_icl_adsp/xtensa/config/
Dcore-isa.h288 #define XCHAL_DCACHE_SETWIDTH 8 macro
/hal_xtensa-latest/zephyr/soc/intel_apl_adsp/xtensa/config/
Dcore-isa.h288 #define XCHAL_DCACHE_SETWIDTH 8 macro
/hal_xtensa-latest/zephyr/soc/mimx8ml8/xtensa/config/
Dcore-isa.h258 #define XCHAL_DCACHE_SETWIDTH 7 macro
/hal_xtensa-latest/zephyr/soc/intel_tgl_adsp/xtensa/config/
Dcore-isa.h288 #define XCHAL_DCACHE_SETWIDTH 8 macro
/hal_xtensa-latest/zephyr/soc/sample_controller/xtensa/config/
Dcore-isa.h281 #define XCHAL_DCACHE_SETWIDTH 0 macro
/hal_xtensa-latest/zephyr/soc/nxp_imx_adsp/xtensa/config/
Dcore-isa.h258 #define XCHAL_DCACHE_SETWIDTH 7 macro
/hal_xtensa-latest/zephyr/soc/nxp_imx8ulp_adsp/xtensa/config/
Dcore-isa.h286 #define XCHAL_DCACHE_SETWIDTH 7 macro
/hal_xtensa-latest/zephyr/soc/intel_ace15_mtpm/xtensa/config/
Dcore-isa.h366 #define XCHAL_DCACHE_SETWIDTH 8 macro
/hal_xtensa-latest/zephyr/soc/intel_ace30_ptl/xtensa/config/
Dcore-isa.h366 #define XCHAL_DCACHE_SETWIDTH 8 macro
/hal_xtensa-latest/zephyr/soc/mt8195_adsp/xtensa/config/
Dcore-isa.h359 #define XCHAL_DCACHE_SETWIDTH 8 macro
/hal_xtensa-latest/zephyr/soc/sample_controller32/xtensa/config/
Dcore-isa.h345 #define XCHAL_DCACHE_SETWIDTH 0 macro
/hal_xtensa-latest/zephyr/soc/nxp_rt600_adsp/xtensa/config/
Dcore-isa.h366 #define XCHAL_DCACHE_SETWIDTH 6 macro
/hal_xtensa-latest/zephyr/soc/nxp_rt500_adsp/xtensa/config/
Dcore-isa.h364 #define XCHAL_DCACHE_SETWIDTH 0 macro