Home
last modified time | relevance | path

Searched defs:XCHAL_CP0_SA_SIZE (Results 1 – 15 of 15) sorted by relevance

/hal_xtensa-latest/zephyr/soc/mimx8ml8/xtensa/config/
Dtie.h48 #define XCHAL_CP0_SA_SIZE 0 macro
/hal_xtensa-latest/zephyr/soc/intel_apl_adsp/xtensa/config/
Dtie.h50 #define XCHAL_CP0_SA_SIZE 0 macro
/hal_xtensa-latest/zephyr/soc/intel_ace30_ptl/xtensa/config/
Dtie.h50 #define XCHAL_CP0_SA_SIZE 0 macro
/hal_xtensa-latest/zephyr/soc/nxp_rt600_adsp/xtensa/config/
Dtie.h50 #define XCHAL_CP0_SA_SIZE 0 macro
/hal_xtensa-latest/zephyr/soc/nxp_rt500_adsp/xtensa/config/
Dtie.h50 #define XCHAL_CP0_SA_SIZE 0 macro
/hal_xtensa-latest/zephyr/soc/nxp_imx_adsp/xtensa/config/
Dtie.h48 #define XCHAL_CP0_SA_SIZE 0 macro
/hal_xtensa-latest/zephyr/soc/nxp_imx8ulp_adsp/xtensa/config/
Dtie.h48 #define XCHAL_CP0_SA_SIZE 0 macro
/hal_xtensa-latest/zephyr/soc/mt8195_adsp/xtensa/config/
Dtie.h50 #define XCHAL_CP0_SA_SIZE 0 macro
/hal_xtensa-latest/zephyr/soc/dc233c/xtensa/config/
Dtie.h48 #define XCHAL_CP0_SA_SIZE 0 macro
/hal_xtensa-latest/zephyr/soc/intel_ace15_mtpm/xtensa/config/
Dtie.h50 #define XCHAL_CP0_SA_SIZE 0 macro
/hal_xtensa-latest/zephyr/soc/intel_tgl_adsp/xtensa/config/
Dtie.h45 #define XCHAL_CP0_SA_SIZE 72 /* size of state save area */ macro
/hal_xtensa-latest/zephyr/soc/intel_icl_adsp/xtensa/config/
Dtie.h45 #define XCHAL_CP0_SA_SIZE 72 /* size of state save area */ macro
/hal_xtensa-latest/zephyr/soc/intel_cnl_adsp/xtensa/config/
Dtie.h45 #define XCHAL_CP0_SA_SIZE 72 /* size of state save area */ macro
/hal_xtensa-latest/include/xtensa/config/
Dcore.h1296 #define XCHAL_CP0_SA_SIZE 0 macro
/hal_xtensa-latest/zephyr/soc/sample_controller32/xtensa/config/
Dcore.h1226 #define XCHAL_CP0_SA_SIZE 0 macro