Home
last modified time | relevance | path

Searched defs:TIM_DCR_DBSS_2 (Results 1 – 25 of 31) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h8907 #define TIM_DCR_DBSS_2 (0x04UL << TIM_DCR_DBSS_Pos) /*!< 0x00000400… macro
Dstm32wba54xx.h13783 #define TIM_DCR_DBSS_2 (0x04UL << TIM_DCR_DBSS_Pos) /*!< 0x00000400… macro
Dstm32wba52xx.h13075 #define TIM_DCR_DBSS_2 (0x04UL << TIM_DCR_DBSS_Pos) /*!< 0x00000400… macro
Dstm32wba5mxx.h13801 #define TIM_DCR_DBSS_2 (0x04UL << TIM_DCR_DBSS_Pos) /*!< 0x00000400… macro
Dstm32wba55xx.h13801 #define TIM_DCR_DBSS_2 (0x04UL << TIM_DCR_DBSS_Pos) /*!< 0x00000400… macro
/hal_stm32-latest/stm32cube/stm32h5xx/soc/
Dstm32h503xx.h7393 #define TIM_DCR_DBSS_2 (0x04UL << TIM_DCR_DBSS_Pos) /*!< 0x00000400… macro
Dstm32h523xx.h9832 #define TIM_DCR_DBSS_2 (0x04UL << TIM_DCR_DBSS_Pos) /*!< 0x00000400… macro
Dstm32h533xx.h10241 #define TIM_DCR_DBSS_2 (0x04UL << TIM_DCR_DBSS_Pos) /*!< 0x00000400… macro
Dstm32h562xx.h10558 #define TIM_DCR_DBSS_2 (0x04UL << TIM_DCR_DBSS_Pos) /*!< 0x00000400… macro
Dstm32h573xx.h13051 #define TIM_DCR_DBSS_2 (0x04UL << TIM_DCR_DBSS_Pos) /*!< 0x00000400… macro
Dstm32h563xx.h12642 #define TIM_DCR_DBSS_2 (0x04UL << TIM_DCR_DBSS_Pos) /*!< 0x00000400… macro
/hal_stm32-latest/stm32cube/stm32u5xx/soc/
Dstm32u545xx.h10939 #define TIM_DCR_DBSS_2 (0x04UL << TIM_DCR_DBSS_Pos) /*!< 0x00040000… macro
Dstm32u535xx.h10539 #define TIM_DCR_DBSS_2 (0x04UL << TIM_DCR_DBSS_Pos) /*!< 0x00040000… macro
Dstm32u575xx.h11562 #define TIM_DCR_DBSS_2 (0x04UL << TIM_DCR_DBSS_Pos) /*!< 0x00040000… macro
Dstm32u585xx.h12011 #define TIM_DCR_DBSS_2 (0x04UL << TIM_DCR_DBSS_Pos) /*!< 0x00040000… macro
Dstm32u595xx.h11872 #define TIM_DCR_DBSS_2 (0x04UL << TIM_DCR_DBSS_Pos) /*!< 0x00040000… macro
Dstm32u5a5xx.h12321 #define TIM_DCR_DBSS_2 (0x04UL << TIM_DCR_DBSS_Pos) /*!< 0x00040000… macro
Dstm32u5f7xx.h13370 #define TIM_DCR_DBSS_2 (0x04UL << TIM_DCR_DBSS_Pos) /*!< 0x00040000… macro
Dstm32u599xx.h15591 #define TIM_DCR_DBSS_2 (0x04UL << TIM_DCR_DBSS_Pos) /*!< 0x00040000… macro
Dstm32u5g7xx.h13819 #define TIM_DCR_DBSS_2 (0x04UL << TIM_DCR_DBSS_Pos) /*!< 0x00040000… macro
Dstm32u5f9xx.h16496 #define TIM_DCR_DBSS_2 (0x04UL << TIM_DCR_DBSS_Pos) /*!< 0x00040000… macro
/hal_stm32-latest/stm32cube/stm32h7rsxx/soc/
Dstm32h7s7xx.h21579 #define TIM_DCR_DBSS_2 (0x04UL << TIM_DCR_DBSS_Pos) /*!< 0x00040000… macro
Dstm32h7s3xx.h21147 #define TIM_DCR_DBSS_2 (0x04UL << TIM_DCR_DBSS_Pos) /*!< 0x00040000… macro
Dstm32h7r3xx.h20264 #define TIM_DCR_DBSS_2 (0x04UL << TIM_DCR_DBSS_Pos) /*!< 0x00040000… macro
Dstm32h7r7xx.h20694 #define TIM_DCR_DBSS_2 (0x04UL << TIM_DCR_DBSS_Pos) /*!< 0x00040000… macro

12