Home
last modified time | relevance | path

Searched defs:SIRCDIV (Results 1 – 17 of 17) sorted by relevance

/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MKE14Z4/
DMKE14Z4.h9626 __IO uint32_t SIRCDIV; /**< Slow IRC Divide Register, offset: 0x204 */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MKE15Z4/
DMKE15Z4.h9628 __IO uint32_t SIRCDIV; /**< Slow IRC Divide Register, offset: 0x204 */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MKE12Z7/
DMKE12Z7.h12143 __IO uint32_t SIRCDIV; /**< Slow IRC Divide Register, offset: 0x204 */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MKE16Z4/
DMKE16Z4.h10465 __IO uint32_t SIRCDIV; /**< Slow IRC Divide Register, offset: 0x204 */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MKE13Z7/
DMKE13Z7.h12146 __IO uint32_t SIRCDIV; /**< Slow IRC Divide Register, offset: 0x204 */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MKE17Z7/
DMKE17Z7.h12149 __IO uint32_t SIRCDIV; /**< Slow IRC Divide Register, offset: 0x204 */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MKE14Z7/
DMKE14Z7.h12406 __IO uint32_t SIRCDIV; /**< Slow IRC Divide Register, offset: 0x204 */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MKE15Z7/
DMKE15Z7.h12409 __IO uint32_t SIRCDIV; /**< Slow IRC Divide Register, offset: 0x204 */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MKE16F16/
DMKE16F16.h16325 __IO uint32_t SIRCDIV; /**< Slow IRC Divide Register, offset: 0x204 */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MKE14F16/
DMKE14F16.h15325 __IO uint32_t SIRCDIV; /**< Slow IRC Divide Register, offset: 0x204 */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MKE18F16/
DMKE18F16.h16331 __IO uint32_t SIRCDIV; /**< Slow IRC Divide Register, offset: 0x204 */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/K32L2A31A/
DK32L2A31A.h13922 __IO uint32_t SIRCDIV; /**< Slow IRC Divide Register, offset: 0x204 */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/K32L2A41A/
DK32L2A41A.h13922 __IO uint32_t SIRCDIV; /**< Slow IRC Divide Register, offset: 0x204 */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/K32L3A60/
DK32L3A60_cm0plus.h15137 __IO uint32_t SIRCDIV; /**< Slow IRC Divide Register, offset: 0x204 */ member
DK32L3A60_cm4.h15087 __IO uint32_t SIRCDIV; /**< Slow IRC Divide Register, offset: 0x204 */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MCIMX7U5/
DMCIMX7U5_cm4.h26014 __IO uint32_t SIRCDIV; /**< Slow IRC Divide Register, offset: 0x204 */ member
/hal_nxp-3.5.0/mcux/mcux-sdk/devices/MCIMX7U3/
DMCIMX7U3_cm4.h26013 __IO uint32_t SIRCDIV; /**< Slow IRC Divide Register, offset: 0x204 */ member