Home
last modified time | relevance | path

Searched defs:PORT (Results 1 – 16 of 16) sorted by relevance

/hal_nxp-latest/s32/drivers/s32ze/BaseNXP/header/
DS32Z2_AXBS.h81 } PORT[AXBS_PORT_COUNT]; member
/hal_nxp-latest/mcux/mcux-sdk/CMSIS/Include/
Dcore_sc300.h745 } PORT [32U]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */ member
Dcore_cm3.h760 } PORT [32U]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */ member
Dcore_cm4.h818 } PORT [32U]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */ member
Dcore_cm7.h1038 } PORT [32U]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */ member
Dcore_armv8mml.h1013 } PORT [32U]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */ member
Dcore_cm35p.h1013 } PORT [32U]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */ member
Dcore_cm33.h1013 } PORT [32U]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */ member
Dcore_armv81mml.h1094 } PORT [32U]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */ member
/hal_nxp-latest/mcux/mcux-sdk/CMSIS/Core/Include/
Dcore_cm4.h823 } PORT [32U]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */ member
Dcore_cm7.h1047 } PORT [32U]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */ member
Dcore_cm33.h1021 } PORT [32U]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE04Z4/
DMKE04Z4.h4255 #define PORT ((PORT_Type *)PORT_BASE) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE02Z4/
DMKE02Z4.h4629 #define PORT ((PORT_Type *)PORT_BASE) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE04Z1284/
DMKE04Z1284.h4788 #define PORT ((PORT_Type *)PORT_BASE) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE06Z4/
DMKE06Z4.h5562 #define PORT ((PORT_Type *)PORT_BASE) macro