| /hal_nxp-3.5.0/s32/drivers/s32k3/BaseNXP/header/ |
| D | S32K344_CMU_FM.h | 73 …__IO uint32_t GCR; /**< Global Configuration Register, offset: 0x0 */ member
|
| D | S32K344_CMU_FC.h | 73 …__IO uint32_t GCR; /**< Global Configuration Register, offset: 0x0 */ member
|
| D | S32K344_MU.h | 89 __IO uint32_t GCR; /**< General Control Register, offset: 0x114 */ member
|
| /hal_nxp-3.5.0/s32/drivers/s32k3/Mcu/include/ |
| D | Clock_Ip_Specific.h | 405 uint32 GCR; /**< Global Configuration Register, offset: 0x0 */ member
|
| /hal_nxp-3.5.0/s32/drivers/s32ze/Mcu/include/ |
| D | Clock_Ip_Specific.h | 248 uint32 GCR; /**< Global Configuration Register, offset: 0x0 */ member
|
| /hal_nxp-3.5.0/s32/drivers/s32ze/BaseNXP/header/ |
| D | S32Z2_CMU_FC.h | 73 …__IO uint32_t GCR; /**< Global Configuration Register, offset: 0x0 */ member
|
| D | S32Z2_LINFLEXD.h | 90 __IO uint32_t GCR; /**< Global Control Register, offset: 0x4C */ member
|
| D | S32Z2_PSI5.h | 80 __IO uint16_t GCR; /**< Global Control Register, offset: 0x2 */ member
|
| D | S32Z2_MU.h | 89 …__IO uint32_t GCR; /**< General-purpose Control Register, offset: 0x… member
|
| D | S32Z2_PSI5_S.h | 92 …__I uint32_t GCR; /**< PSI5_S Global Control register, offset: 0x4C… member
|
| /hal_nxp-3.5.0/mcux/mcux-sdk/devices/K32L2B11A/ |
| D | K32L2B11A.h | 3259 __IO uint32_t GCR; /**< LCD General Control Register, offset: 0x0 */ member
|
| /hal_nxp-3.5.0/mcux/mcux-sdk/devices/K32L2B31A/ |
| D | K32L2B31A.h | 3259 __IO uint32_t GCR; /**< LCD General Control Register, offset: 0x0 */ member
|
| /hal_nxp-3.5.0/mcux/mcux-sdk/devices/K32L2B21A/ |
| D | K32L2B21A.h | 3259 __IO uint32_t GCR; /**< LCD General Control Register, offset: 0x0 */ member
|
| /hal_nxp-3.5.0/mcux/mcux-sdk/devices/MKM34ZA5/ |
| D | MKM34ZA5.h | 5161 __IO uint32_t GCR; /**< LCD General Control Register, offset: 0x0 */ member
|
| /hal_nxp-3.5.0/mcux/mcux-sdk/devices/MKM33ZA5/ |
| D | MKM33ZA5.h | 5165 __IO uint32_t GCR; /**< LCD General Control Register, offset: 0x0 */ member
|
| /hal_nxp-3.5.0/mcux/mcux-sdk/devices/MKM34Z7/ |
| D | MKM34Z7.h | 5932 __IO uint32_t GCR; /**< LCD General Control Register, offset: 0x0 */ member
|
| /hal_nxp-3.5.0/mcux/mcux-sdk/devices/MKM35Z7/ |
| D | MKM35Z7.h | 5791 __IO uint32_t GCR; /**< LCD General Control Register, offset: 0x0 */ member
|
| /hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC5536/ |
| D | LPC5536.h | 402 …__IO uint32_t GCR[2]; /**< Gain Calculation Result, array offset: 0xF8,… member
28791 __IO uint32_t GCR; /**< Global Control Register, offset: 0xC */ member
|
| /hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC5534/ |
| D | LPC5534.h | 402 …__IO uint32_t GCR[2]; /**< Gain Calculation Result, array offset: 0xF8,… member
28791 __IO uint32_t GCR; /**< Global Control Register, offset: 0xC */ member
|
| /hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC5506CPXXXX/ |
| D | LPC5506CPXXXX.h | 298 …__IO uint32_t GCR[2]; /**< Gain Calculation Result, array offset: 0xF8,… member
|
| /hal_nxp-3.5.0/mcux/mcux-sdk/devices/K32L3A60/ |
| D | K32L3A60_cm0plus.h | 8869 __IO uint32_t GCR; /**< DAC Global Control Register, offset: 0xC */ member
|
| D | K32L3A60_cm4.h | 9504 __IO uint32_t GCR; /**< DAC Global Control Register, offset: 0xC */ member
|
| /hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC5502/ |
| D | LPC5502.h | 302 …__IO uint32_t GCR[2]; /**< Gain Calculation Result, array offset: 0xF8,… member
|
| /hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC5506/ |
| D | LPC5506.h | 302 …__IO uint32_t GCR[2]; /**< Gain Calculation Result, array offset: 0xF8,… member
|
| /hal_nxp-3.5.0/mcux/mcux-sdk/devices/LPC5504CPXXXX/ |
| D | LPC5504CPXXXX.h | 298 …__IO uint32_t GCR[2]; /**< Gain Calculation Result, array offset: 0xF8,… member
|
