Home
last modified time | relevance | path

Searched defs:EMVSIM_INT_MASK_RX_DATA_IM_MASK (Results 1 – 25 of 30) sorted by relevance

12

/hal_nxp-latest/mcux/mcux-sdk/devices/K32L2A41A/
DK32L2A41A.h4571 #define EMVSIM_INT_MASK_RX_DATA_IM_MASK (0x4000U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/K32L2A31A/
DK32L2A31A.h4571 #define EMVSIM_INT_MASK_RX_DATA_IM_MASK (0x4000U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/K32L3A60/
DK32L3A60_cm4.h5675 #define EMVSIM_INT_MASK_RX_DATA_IM_MASK (0x4000U) macro
DK32L3A60_cm0plus.h4728 #define EMVSIM_INT_MASK_RX_DATA_IM_MASK (0x4000U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MK80F25615/
DMK80F25615.h9089 #define EMVSIM_INT_MASK_RX_DATA_IM_MASK (0x4000U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MK82F25615/
DMK82F25615.h9083 #define EMVSIM_INT_MASK_RX_DATA_IM_MASK (0x4000U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN546/
DMCXN546_cm33_core0.h16191 #define EMVSIM_INT_MASK_RX_DATA_IM_MASK (0x4000U) macro
DMCXN546_cm33_core1.h16191 #define EMVSIM_INT_MASK_RX_DATA_IM_MASK (0x4000U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN547/
DMCXN547_cm33_core0.h16191 #define EMVSIM_INT_MASK_RX_DATA_IM_MASK (0x4000U) macro
DMCXN547_cm33_core1.h16191 #define EMVSIM_INT_MASK_RX_DATA_IM_MASK (0x4000U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1175/
DMIMXRT1175_cm4.h31392 #define EMVSIM_INT_MASK_RX_DATA_IM_MASK (0x4000U) macro
DMIMXRT1175_cm7.h31394 #define EMVSIM_INT_MASK_RX_DATA_IM_MASK (0x4000U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1165/
DMIMXRT1165_cm7.h31082 #define EMVSIM_INT_MASK_RX_DATA_IM_MASK (0x4000U) macro
DMIMXRT1165_cm4.h31080 #define EMVSIM_INT_MASK_RX_DATA_IM_MASK (0x4000U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1171/
DMIMXRT1171.h31394 #define EMVSIM_INT_MASK_RX_DATA_IM_MASK (0x4000U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN947/
DMCXN947_cm33_core1.h16237 #define EMVSIM_INT_MASK_RX_DATA_IM_MASK (0x4000U) macro
DMCXN947_cm33_core0.h16237 #define EMVSIM_INT_MASK_RX_DATA_IM_MASK (0x4000U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN946/
DMCXN946_cm33_core0.h16237 #define EMVSIM_INT_MASK_RX_DATA_IM_MASK (0x4000U) macro
DMCXN946_cm33_core1.h16237 #define EMVSIM_INT_MASK_RX_DATA_IM_MASK (0x4000U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8QM6/
DMIMX8QM6_ca53.h23302 #define EMVSIM_INT_MASK_RX_DATA_IM_MASK (0x4000U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1166/
DMIMXRT1166_cm4.h33085 #define EMVSIM_INT_MASK_RX_DATA_IM_MASK (0x4000U) macro
DMIMXRT1166_cm7.h33087 #define EMVSIM_INT_MASK_RX_DATA_IM_MASK (0x4000U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1173/
DMIMXRT1173_cm4.h33394 #define EMVSIM_INT_MASK_RX_DATA_IM_MASK (0x4000U) macro
DMIMXRT1173_cm7.h33396 #define EMVSIM_INT_MASK_RX_DATA_IM_MASK (0x4000U) macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1172/
DMIMXRT1172.h33399 #define EMVSIM_INT_MASK_RX_DATA_IM_MASK (0x4000U) macro

12