Home
last modified time | relevance | path

Searched defs:DMEM_BASE (Results 1 – 25 of 41) sorted by relevance

12

/hal_silabs-3.7.0/gecko/Device/SiliconLabs/EFR32MG24/Include/
Defr32mg24a020f1536gm40.h789 #define DMEM_BASE (DMEM_S_BASE) /* DMEM base address */ macro
791 #define DMEM_BASE (DMEM_NS_BASE) /* DMEM base address */ macro
Defr32mg24a020f1536gm48.h791 #define DMEM_BASE (DMEM_S_BASE) /* DMEM base address */ macro
793 #define DMEM_BASE (DMEM_NS_BASE) /* DMEM base address */ macro
Defr32mg24a020f1536im40.h789 #define DMEM_BASE (DMEM_S_BASE) /* DMEM base address */ macro
791 #define DMEM_BASE (DMEM_NS_BASE) /* DMEM base address */ macro
Defr32mg24a020f1536im48.h791 #define DMEM_BASE (DMEM_S_BASE) /* DMEM base address */ macro
793 #define DMEM_BASE (DMEM_NS_BASE) /* DMEM base address */ macro
Defr32mg24a020f768im40.h789 #define DMEM_BASE (DMEM_S_BASE) /* DMEM base address */ macro
791 #define DMEM_BASE (DMEM_NS_BASE) /* DMEM base address */ macro
Defr32mg24a021f1024im40.h786 #define DMEM_BASE (DMEM_S_BASE) /* DMEM base address */ macro
788 #define DMEM_BASE (DMEM_NS_BASE) /* DMEM base address */ macro
Defr32mg24a110f1536gm48.h789 #define DMEM_BASE (DMEM_S_BASE) /* DMEM base address */ macro
791 #define DMEM_BASE (DMEM_NS_BASE) /* DMEM base address */ macro
Defr32mg24a121f1536gm48.h786 #define DMEM_BASE (DMEM_S_BASE) /* DMEM base address */ macro
788 #define DMEM_BASE (DMEM_NS_BASE) /* DMEM base address */ macro
Defr32mg24a410f1536im40.h791 #define DMEM_BASE (DMEM_S_BASE) /* DMEM base address */ macro
793 #define DMEM_BASE (DMEM_NS_BASE) /* DMEM base address */ macro
Defr32mg24a420f1536im40.h789 #define DMEM_BASE (DMEM_S_BASE) /* DMEM base address */ macro
791 #define DMEM_BASE (DMEM_NS_BASE) /* DMEM base address */ macro
Defr32mg24a110f1024im48.h789 #define DMEM_BASE (DMEM_S_BASE) /* DMEM base address */ macro
791 #define DMEM_BASE (DMEM_NS_BASE) /* DMEM base address */ macro
Defr32mg24a111f1536gm48.h788 #define DMEM_BASE (DMEM_S_BASE) /* DMEM base address */ macro
790 #define DMEM_BASE (DMEM_NS_BASE) /* DMEM base address */ macro
Defr32mg24a120f1536gm48.h787 #define DMEM_BASE (DMEM_S_BASE) /* DMEM base address */ macro
789 #define DMEM_BASE (DMEM_NS_BASE) /* DMEM base address */ macro
Defr32mg24a410f1536im48.h793 #define DMEM_BASE (DMEM_S_BASE) /* DMEM base address */ macro
795 #define DMEM_BASE (DMEM_NS_BASE) /* DMEM base address */ macro
Defr32mg24a610f1536im40.h791 #define DMEM_BASE (DMEM_S_BASE) /* DMEM base address */ macro
793 #define DMEM_BASE (DMEM_NS_BASE) /* DMEM base address */ macro
Defr32mg24a420f1536im48.h791 #define DMEM_BASE (DMEM_S_BASE) /* DMEM base address */ macro
793 #define DMEM_BASE (DMEM_NS_BASE) /* DMEM base address */ macro
Defr32mg24a620f1536im40.h789 #define DMEM_BASE (DMEM_S_BASE) /* DMEM base address */ macro
791 #define DMEM_BASE (DMEM_NS_BASE) /* DMEM base address */ macro
Defr32mg24b010f1536im40.h792 #define DMEM_BASE (DMEM_S_BASE) /* DMEM base address */ macro
794 #define DMEM_BASE (DMEM_NS_BASE) /* DMEM base address */ macro
Defr32mg24b010f1536im48.h794 #define DMEM_BASE (DMEM_S_BASE) /* DMEM base address */ macro
796 #define DMEM_BASE (DMEM_NS_BASE) /* DMEM base address */ macro
Defr32mg24b020f1536im48.h792 #define DMEM_BASE (DMEM_S_BASE) /* DMEM base address */ macro
794 #define DMEM_BASE (DMEM_NS_BASE) /* DMEM base address */ macro
Defr32mg24b110f1536gm48.h790 #define DMEM_BASE (DMEM_S_BASE) /* DMEM base address */ macro
792 #define DMEM_BASE (DMEM_NS_BASE) /* DMEM base address */ macro
Defr32mg24b110f1536im48.h790 #define DMEM_BASE (DMEM_S_BASE) /* DMEM base address */ macro
792 #define DMEM_BASE (DMEM_NS_BASE) /* DMEM base address */ macro
Defr32mg24b120f1536im48.h788 #define DMEM_BASE (DMEM_S_BASE) /* DMEM base address */ macro
790 #define DMEM_BASE (DMEM_NS_BASE) /* DMEM base address */ macro
Defr32mg24b210f1536im48.h800 #define DMEM_BASE (DMEM_S_BASE) /* DMEM base address */ macro
802 #define DMEM_BASE (DMEM_NS_BASE) /* DMEM base address */ macro
Defr32mg24b220f1536im48.h798 #define DMEM_BASE (DMEM_S_BASE) /* DMEM base address */ macro
800 #define DMEM_BASE (DMEM_NS_BASE) /* DMEM base address */ macro

12