Home
last modified time | relevance | path

Searched defs:BL2_BASE (Results 1 – 25 of 29) sorted by relevance

12

/trusted-firmware-a-latest/plat/renesas/common/include/
Dplatform_def.h115 #define BL2_BASE U(0xE6304000) macro
118 #define BL2_BASE U(0xE6344000) macro
121 #define BL2_BASE U(0xE6304000) macro
/trusted-firmware-a-latest/plat/brcm/board/stingray/include/
Dplatform_def.h112 #define BL2_BASE QSPI_BASE_ADDR macro
118 #define BL2_BASE NAND_BASE_ADDR macro
124 #define BL2_BASE (BL1_RW_LIMIT + PAGE_SIZE) macro
/trusted-firmware-a-latest/plat/hisilicon/poplar/include/
Dpoplar_layout.h125 #define BL2_BASE (LLOADER_TEXT_BASE + BL2_OFFSET) macro
/trusted-firmware-a-latest/bl2/
Dbl2.ld.S21 . = BL2_BASE; define
Dbl2_el3.ld.S45 . = BL2_BASE; define
/trusted-firmware-a-latest/plat/st/stm32mp2/include/
Dplatform_def.h60 #define BL2_BASE STM32MP_BL2_BASE macro
/trusted-firmware-a-latest/plat/socionext/uniphier/include/
Dplatform_def.h53 #define BL2_BASE (UNIPHIER_MEM_BASE + UNIPHIER_BL2_OFFSET) macro
/trusted-firmware-a-latest/plat/hisilicon/hikey/include/
Dhikey_layout.h63 #define BL2_BASE (BL1_RO_BASE) /* 0xf980_1000 */ macro
/trusted-firmware-a-latest/plat/intel/soc/n5x/include/
Dsocfpga_plat_def.h68 #define BL2_BASE (0xffe00000) macro
/trusted-firmware-a-latest/plat/intel/soc/stratix10/include/
Dsocfpga_plat_def.h66 #define BL2_BASE (0xffe00000) macro
/trusted-firmware-a-latest/plat/hisilicon/hikey960/include/
Dplatform_def.h61 #define BL2_BASE (0x1AC00000) macro
/trusted-firmware-a-latest/include/plat/marvell/armada/a3k/common/
Dmarvell_def.h160 #define BL2_BASE (BL31_BASE - PLAT_MARVELL_MAX_BL2_SIZE) macro
/trusted-firmware-a-latest/plat/intel/soc/agilex/include/
Dsocfpga_plat_def.h67 #define BL2_BASE (0xffe00000) macro
/trusted-firmware-a-latest/include/plat/marvell/armada/a8k/common/
Dmarvell_def.h196 #define BL2_BASE (BL31_BASE - PLAT_MARVELL_MAX_BL2_SIZE) macro
/trusted-firmware-a-latest/plat/st/stm32mp1/include/
Dplatform_def.h50 #define BL2_BASE STM32MP_BL2_BASE macro
/trusted-firmware-a-latest/plat/intel/soc/agilex5/include/
Dsocfpga_plat_def.h85 #define BL2_BASE (0x00000000) macro
/trusted-firmware-a-latest/include/plat/nuvoton/common/
Dnpcm845x_arm_def.h435 #define BL2_BASE (ARM_TRUSTED_SRAM_BASE + \ macro
442 #define BL2_BASE (BL1_RW_BASE - PLAT_ARM_MAX_BL2_SIZE) macro
/trusted-firmware-a-latest/plat/imx/imx7/picopi/include/
Dplatform_def.h118 #define BL2_BASE BL2_RAM_BASE macro
/trusted-firmware-a-latest/plat/imx/imx7/warp7/include/
Dplatform_def.h121 #define BL2_BASE BL2_RAM_BASE macro
/trusted-firmware-a-latest/include/plat/arm/common/
Darm_def.h591 #define BL2_BASE (ARM_TRUSTED_SRAM_BASE + \ macro
600 #define BL2_BASE (BL1_RW_BASE - PLAT_ARM_MAX_BL2_SIZE) macro
/trusted-firmware-a-latest/plat/rpi/rpi3/include/
Dplatform_def.h182 #define BL2_BASE (BL2_LIMIT - PLAT_MAX_BL2_SIZE) macro
/trusted-firmware-a-latest/plat/socionext/synquacer/include/
Dplatform_def.h64 #define BL2_BASE 0x04000000 macro
/trusted-firmware-a-latest/plat/arm/board/fvp_ve/include/
Dplatform_def.h218 #define BL2_BASE (BL1_RW_BASE - FVP_VE_MAX_BL2_SIZE) macro
/trusted-firmware-a-latest/plat/arm/board/a5ds/include/
Dplatform_def.h233 #define BL2_BASE (BL1_RW_BASE - A5DS_MAX_BL2_SIZE) macro
/trusted-firmware-a-latest/plat/imx/imx8m/imx8mm/include/
Dplatform_def.h43 #define BL2_BASE U(0x920000) macro

12