Home
last modified time | relevance | path

Searched defs:ADC_CFGR1_AWDCH_4 (Results 1 – 25 of 35) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32f0xx/soc/
Dstm32f030x6.h694 #define ADC_CFGR1_AWDCH_4 (ADC_CFGR1_AWD1CH_4) macro
Dstm32f030x8.h710 #define ADC_CFGR1_AWDCH_4 (ADC_CFGR1_AWD1CH_4) macro
Dstm32f031x6.h704 #define ADC_CFGR1_AWDCH_4 (ADC_CFGR1_AWD1CH_4) macro
Dstm32f030xc.h726 #define ADC_CFGR1_AWDCH_4 (ADC_CFGR1_AWD1CH_4) macro
Dstm32f038xx.h703 #define ADC_CFGR1_AWDCH_4 (ADC_CFGR1_AWD1CH_4) macro
Dstm32f070x6.h739 #define ADC_CFGR1_AWDCH_4 (ADC_CFGR1_AWD1CH_4) macro
Dstm32f070xb.h762 #define ADC_CFGR1_AWDCH_4 (ADC_CFGR1_AWD1CH_4) macro
Dstm32f058xx.h809 #define ADC_CFGR1_AWDCH_4 (ADC_CFGR1_AWD1CH_4) macro
Dstm32f051x8.h810 #define ADC_CFGR1_AWDCH_4 (ADC_CFGR1_AWD1CH_4) macro
/hal_stm32-latest/stm32cube/stm32l0xx/soc/
Dstm32l010x8.h677 #define ADC_CFGR1_AWDCH_4 (0x10UL << ADC_CFGR1_AWDCH_Pos) /*!< 0x40000000 */ macro
Dstm32l010xb.h682 #define ADC_CFGR1_AWDCH_4 (0x10UL << ADC_CFGR1_AWDCH_Pos) /*!< 0x40000000 */ macro
Dstm32l011xx.h689 #define ADC_CFGR1_AWDCH_4 (0x10UL << ADC_CFGR1_AWDCH_Pos) /*!< 0x40000000 */ macro
Dstm32l021xx.h710 #define ADC_CFGR1_AWDCH_4 (0x10UL << ADC_CFGR1_AWDCH_Pos) /*!< 0x40000000 */ macro
Dstm32l010x4.h669 #define ADC_CFGR1_AWDCH_4 (0x10UL << ADC_CFGR1_AWDCH_Pos) /*!< 0x40000000 */ macro
Dstm32l010x6.h675 #define ADC_CFGR1_AWDCH_4 (0x10UL << ADC_CFGR1_AWDCH_Pos) /*!< 0x40000000 */ macro
Dstm32l041xx.h719 #define ADC_CFGR1_AWDCH_4 (0x10UL << ADC_CFGR1_AWDCH_Pos) /*!< 0x40000000 */ macro
Dstm32l081xx.h776 #define ADC_CFGR1_AWDCH_4 (0x10UL << ADC_CFGR1_AWDCH_Pos) /*!< 0x40000000 */ macro
Dstm32l031xx.h698 #define ADC_CFGR1_AWDCH_4 (0x10UL << ADC_CFGR1_AWDCH_Pos) /*!< 0x40000000 */ macro
Dstm32l051xx.h733 #define ADC_CFGR1_AWDCH_4 (0x10UL << ADC_CFGR1_AWDCH_Pos) /*!< 0x40000000 */ macro
Dstm32l071xx.h755 #define ADC_CFGR1_AWDCH_4 (0x10UL << ADC_CFGR1_AWDCH_Pos) /*!< 0x40000000 */ macro
Dstm32l052xx.h842 #define ADC_CFGR1_AWDCH_4 (0x10UL << ADC_CFGR1_AWDCH_Pos) /*!< 0x40000000 */ macro
Dstm32l072xx.h869 #define ADC_CFGR1_AWDCH_4 (0x10UL << ADC_CFGR1_AWDCH_Pos) /*!< 0x40000000 */ macro
Dstm32l062xx.h863 #define ADC_CFGR1_AWDCH_4 (0x10UL << ADC_CFGR1_AWDCH_Pos) /*!< 0x40000000 */ macro
Dstm32l063xx.h879 #define ADC_CFGR1_AWDCH_4 (0x10UL << ADC_CFGR1_AWDCH_Pos) /*!< 0x40000000 */ macro
Dstm32l053xx.h858 #define ADC_CFGR1_AWDCH_4 (0x10UL << ADC_CFGR1_AWDCH_Pos) /*!< 0x40000000 */ macro

12