1[
2    {
3        "BriefDescription": "read requests to memory controller. Derived from unc_m_cas_count.rd",
4        "Counter": "0,1,2,3",
5        "EventCode": "0x4",
6        "EventName": "LLC_MISSES.MEM_READ",
7        "PerPkg": "1",
8        "ScaleUnit": "64Bytes",
9        "UMask": "0x3",
10        "Unit": "iMC"
11    },
12    {
13        "BriefDescription": "write requests to memory controller. Derived from unc_m_cas_count.wr",
14        "Counter": "0,1,2,3",
15        "EventCode": "0x4",
16        "EventName": "LLC_MISSES.MEM_WRITE",
17        "PerPkg": "1",
18        "ScaleUnit": "64Bytes",
19        "UMask": "0xC",
20        "Unit": "iMC"
21    },
22    {
23        "BriefDescription": "Memory controller clock ticks",
24        "Counter": "0,1,2,3",
25        "EventName": "UNC_M_CLOCKTICKS",
26        "PerPkg": "1",
27        "Unit": "iMC"
28    },
29    {
30        "BriefDescription": "Cycles where DRAM ranks are in power down (CKE) mode",
31        "Counter": "0,1,2,3",
32        "EventCode": "0x85",
33        "EventName": "UNC_M_POWER_CHANNEL_PPD",
34        "MetricExpr": "(UNC_M_POWER_CHANNEL_PPD / UNC_M_CLOCKTICKS) * 100.",
35        "MetricName": "power_channel_ppd %",
36        "PerPkg": "1",
37        "Unit": "iMC"
38    },
39    {
40        "BriefDescription": "Cycles Memory is in self refresh power mode",
41        "Counter": "0,1,2,3",
42        "EventCode": "0x43",
43        "EventName": "UNC_M_POWER_SELF_REFRESH",
44        "MetricExpr": "(UNC_M_POWER_SELF_REFRESH / UNC_M_CLOCKTICKS) * 100.",
45        "MetricName": "power_self_refresh %",
46        "PerPkg": "1",
47        "Unit": "iMC"
48    },
49    {
50        "BriefDescription": "Pre-charges due to page misses",
51        "Counter": "0,1,2,3",
52        "EventCode": "0x2",
53        "EventName": "UNC_M_PRE_COUNT.PAGE_MISS",
54        "PerPkg": "1",
55        "UMask": "0x1",
56        "Unit": "iMC"
57    },
58    {
59        "BriefDescription": "Pre-charge for reads",
60        "Counter": "0,1,2,3",
61        "EventCode": "0x2",
62        "EventName": "UNC_M_PRE_COUNT.RD",
63        "PerPkg": "1",
64        "UMask": "0x4",
65        "Unit": "iMC"
66    },
67    {
68        "BriefDescription": "Pre-charge for writes",
69        "Counter": "0,1,2,3",
70        "EventCode": "0x2",
71        "EventName": "UNC_M_PRE_COUNT.WR",
72        "PerPkg": "1",
73        "UMask": "0x8",
74        "Unit": "iMC"
75    },
76    {
77        "BriefDescription": "DRAM Page Activate commands sent due to a write request",
78        "Counter": "0,1,2,3",
79        "EventCode": "0x1",
80        "EventName": "UNC_M_ACT_COUNT.WR",
81        "PerPkg": "1",
82        "PublicDescription": "Counts DRAM Page Activate commands sent on this channel due to a write request to the iMC (Memory Controller).  Activate commands are issued to open up a page on the DRAM devices so that it can be read or written to with a CAS (Column Access Select) command.",
83        "UMask": "0x2",
84        "Unit": "iMC"
85    },
86    {
87        "BriefDescription": "All DRAM CAS Commands issued",
88        "Counter": "0,1,2,3",
89        "EventCode": "0x4",
90        "EventName": "UNC_M_CAS_COUNT.ALL",
91        "PerPkg": "1",
92        "PublicDescription": "Counts all CAS (Column Address Select) commands issued to DRAM per memory channel.  CAS commands are issued to specify the address to read or write on DRAM, so this event increments for every read and write. This event counts whether AutoPrecharge (which closes the DRAM Page automatically after a read/write) is enabled or not.",
93        "UMask": "0xF",
94        "Unit": "iMC"
95    },
96    {
97        "BriefDescription": "read requests to memory controller. Derived from unc_m_cas_count.rd",
98        "Counter": "0,1,2,3",
99        "EventCode": "0x4",
100        "EventName": "LLC_MISSES.MEM_READ",
101        "PerPkg": "1",
102        "ScaleUnit": "64Bytes",
103        "UMask": "0x3",
104        "Unit": "iMC"
105    },
106    {
107        "BriefDescription": "All DRAM Read CAS Commands issued (does not include underfills) ",
108        "Counter": "0,1,2,3",
109        "EventCode": "0x4",
110        "EventName": "UNC_M_CAS_COUNT.RD_REG",
111        "PerPkg": "1",
112        "PublicDescription": "Counts CAS (Column Access Select) regular read commands issued to DRAM on a per channel basis.  CAS commands are issued to specify the address to read or write on DRAM, and this event increments for every regular read.  This event only counts regular reads and does not includes underfill reads due to partial write requests.  This event counts whether AutoPrecharge (which closes the DRAM Page automatically after a read/write)  is enabled or not.",
113        "UMask": "0x1",
114        "Unit": "iMC"
115    },
116    {
117        "BriefDescription": "DRAM Underfill Read CAS Commands issued",
118        "Counter": "0,1,2,3",
119        "EventCode": "0x4",
120        "EventName": "UNC_M_CAS_COUNT.RD_UNDERFILL",
121        "PerPkg": "1",
122        "PublicDescription": "Counts CAS (Column Access Select) underfill read commands issued to DRAM due to a partial write, on a per channel basis.  CAS commands are issued to specify the address to read or write on DRAM, and this command counts underfill reads.  Partial writes must be completed by first reading in the underfill from DRAM and then merging in the partial write data before writing the full line back to DRAM. This event will generally count about the same as the number of partial writes, but may be slightly less because of partials hitting in the WPQ (due to a previous write request). ",
123        "UMask": "0x2",
124        "Unit": "iMC"
125    },
126    {
127        "BriefDescription": "write requests to memory controller. Derived from unc_m_cas_count.wr",
128        "Counter": "0,1,2,3",
129        "EventCode": "0x4",
130        "EventName": "LLC_MISSES.MEM_WRITE",
131        "PerPkg": "1",
132        "ScaleUnit": "64Bytes",
133        "UMask": "0xC",
134        "Unit": "iMC"
135    },
136    {
137        "BriefDescription": "Read Pending Queue Allocations",
138        "Counter": "0,1,2,3",
139        "EventCode": "0x10",
140        "EventName": "UNC_M_RPQ_INSERTS",
141        "PerPkg": "1",
142        "PublicDescription": "Counts the number of read requests allocated into the Read Pending Queue (RPQ).  This queue is used to schedule reads out to the memory controller and to track the requests.  Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the CHA to the iMC.  The requests deallocate after the read CAS command has been issued to DRAM.  This event counts both Isochronous and non-Isochronous requests which were issued to the RPQ.    ",
143        "Unit": "iMC"
144    },
145    {
146        "BriefDescription": "Read Pending Queue Occupancy",
147        "Counter": "0,1,2,3",
148        "EventCode": "0x80",
149        "EventName": "UNC_M_RPQ_OCCUPANCY",
150        "PerPkg": "1",
151        "PublicDescription": "Counts the number of entries in the Read Pending Queue (RPQ) at each cycle.  This can then be used to calculate both the average occupancy of the queue (in conjunction with the number of cycles not empty) and the average latency in the queue (in conjunction with the number of allocations).  The RPQ is used to schedule reads out to the memory controller and to track the requests.  Requests allocate into the RPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the CHA to the iMC. They deallocate from the RPQ after the CAS command has been issued to memory.",
152        "Unit": "iMC"
153    },
154    {
155        "BriefDescription": "Write Pending Queue Allocations",
156        "Counter": "0,1,2,3",
157        "EventCode": "0x20",
158        "EventName": "UNC_M_WPQ_INSERTS",
159        "PerPkg": "1",
160        "PublicDescription": "Counts the number of writes requests allocated into the Write Pending Queue (WPQ).  The WPQ is used to schedule writes out to the memory controller and to track the requests.  Requests allocate into the WPQ soon after they enter the memory controller, and need credits for an entry in this buffer before being sent from the CHA to the iMC (Memory Controller).  The write requests deallocate after being issued to DRAM.  Write requests themselves are able to complete (from the perspective of the rest of the system) as soon they have 'posted' to the iMC.",
161        "Unit": "iMC"
162    },
163    {
164        "BriefDescription": "Write Pending Queue Occupancy",
165        "Counter": "0,1,2,3",
166        "EventCode": "0x81",
167        "EventName": "UNC_M_WPQ_OCCUPANCY",
168        "PerPkg": "1",
169        "PublicDescription": "Counts the number of entries in the Write Pending Queue (WPQ) at each cycle.  This can then be used to calculate both the average queue occupancy (in conjunction with the number of cycles not empty) and the average latency (in conjunction with the number of allocations).  The WPQ is used to schedule writes out to the memory controller and to track the requests.",
170        "Unit": "iMC"
171    }
172]
173