1 // SPDX-License-Identifier: ISC
2 /* Copyright (C) 2019 MediaTek Inc.
3 *
4 * Author: Ryder Lee <ryder.lee@mediatek.com>
5 * Roy Luo <royluo@google.com>
6 * Lorenzo Bianconi <lorenzo@kernel.org>
7 * Felix Fietkau <nbd@nbd.name>
8 */
9
10 #include "mt7615.h"
11 #include "../dma.h"
12 #include "mac.h"
13
14 static int
mt7615_init_tx_queues(struct mt7615_dev * dev,int n_desc)15 mt7615_init_tx_queues(struct mt7615_dev *dev, int n_desc)
16 {
17 struct mt76_sw_queue *q;
18 struct mt76_queue *hwq;
19 int err, i;
20
21 hwq = devm_kzalloc(dev->mt76.dev, sizeof(*hwq), GFP_KERNEL);
22 if (!hwq)
23 return -ENOMEM;
24
25 err = mt76_queue_alloc(dev, hwq, 0, n_desc, 0, MT_TX_RING_BASE);
26 if (err < 0)
27 return err;
28
29 for (i = 0; i < MT_TXQ_MCU; i++) {
30 q = &dev->mt76.q_tx[i];
31 INIT_LIST_HEAD(&q->swq);
32 q->q = hwq;
33 }
34
35 return 0;
36 }
37
38 static int
mt7615_init_mcu_queue(struct mt7615_dev * dev,struct mt76_sw_queue * q,int idx,int n_desc)39 mt7615_init_mcu_queue(struct mt7615_dev *dev, struct mt76_sw_queue *q,
40 int idx, int n_desc)
41 {
42 struct mt76_queue *hwq;
43 int err;
44
45 hwq = devm_kzalloc(dev->mt76.dev, sizeof(*hwq), GFP_KERNEL);
46 if (!hwq)
47 return -ENOMEM;
48
49 err = mt76_queue_alloc(dev, hwq, idx, n_desc, 0, MT_TX_RING_BASE);
50 if (err < 0)
51 return err;
52
53 INIT_LIST_HEAD(&q->swq);
54 q->q = hwq;
55
56 return 0;
57 }
58
mt7615_queue_rx_skb(struct mt76_dev * mdev,enum mt76_rxq_id q,struct sk_buff * skb)59 void mt7615_queue_rx_skb(struct mt76_dev *mdev, enum mt76_rxq_id q,
60 struct sk_buff *skb)
61 {
62 struct mt7615_dev *dev = container_of(mdev, struct mt7615_dev, mt76);
63 __le32 *rxd = (__le32 *)skb->data;
64 __le32 *end = (__le32 *)&skb->data[skb->len];
65 enum rx_pkt_type type;
66
67 type = FIELD_GET(MT_RXD0_PKT_TYPE, le32_to_cpu(rxd[0]));
68
69 switch (type) {
70 case PKT_TYPE_TXS:
71 for (rxd++; rxd + 7 <= end; rxd += 7)
72 mt7615_mac_add_txs(dev, rxd);
73 dev_kfree_skb(skb);
74 break;
75 case PKT_TYPE_TXRX_NOTIFY:
76 mt7615_mac_tx_free(dev, skb);
77 break;
78 case PKT_TYPE_RX_EVENT:
79 mt7615_mcu_rx_event(dev, skb);
80 break;
81 case PKT_TYPE_NORMAL:
82 if (!mt7615_mac_fill_rx(dev, skb)) {
83 mt76_rx(&dev->mt76, q, skb);
84 return;
85 }
86 /* fall through */
87 default:
88 dev_kfree_skb(skb);
89 break;
90 }
91 }
92
mt7615_poll_tx(struct napi_struct * napi,int budget)93 static int mt7615_poll_tx(struct napi_struct *napi, int budget)
94 {
95 static const u8 queue_map[] = {
96 MT_TXQ_MCU,
97 MT_TXQ_BE
98 };
99 struct mt7615_dev *dev;
100 int i;
101
102 dev = container_of(napi, struct mt7615_dev, mt76.tx_napi);
103
104 for (i = 0; i < ARRAY_SIZE(queue_map); i++)
105 mt76_queue_tx_cleanup(dev, queue_map[i], false);
106
107 if (napi_complete_done(napi, 0))
108 mt7615_irq_enable(dev, MT_INT_TX_DONE_ALL);
109
110 for (i = 0; i < ARRAY_SIZE(queue_map); i++)
111 mt76_queue_tx_cleanup(dev, queue_map[i], false);
112
113 tasklet_schedule(&dev->mt76.tx_tasklet);
114
115 return 0;
116 }
117
mt7615_dma_init(struct mt7615_dev * dev)118 int mt7615_dma_init(struct mt7615_dev *dev)
119 {
120 int ret;
121
122 mt76_dma_attach(&dev->mt76);
123
124 mt76_wr(dev, MT_WPDMA_GLO_CFG,
125 MT_WPDMA_GLO_CFG_TX_WRITEBACK_DONE |
126 MT_WPDMA_GLO_CFG_FIFO_LITTLE_ENDIAN |
127 MT_WPDMA_GLO_CFG_FIRST_TOKEN_ONLY |
128 MT_WPDMA_GLO_CFG_OMIT_TX_INFO);
129
130 mt76_rmw_field(dev, MT_WPDMA_GLO_CFG,
131 MT_WPDMA_GLO_CFG_TX_BT_SIZE_BIT0, 0x1);
132
133 mt76_rmw_field(dev, MT_WPDMA_GLO_CFG,
134 MT_WPDMA_GLO_CFG_TX_BT_SIZE_BIT21, 0x1);
135
136 mt76_rmw_field(dev, MT_WPDMA_GLO_CFG,
137 MT_WPDMA_GLO_CFG_DMA_BURST_SIZE, 0x3);
138
139 mt76_rmw_field(dev, MT_WPDMA_GLO_CFG,
140 MT_WPDMA_GLO_CFG_MULTI_DMA_EN, 0x3);
141
142 mt76_wr(dev, MT_WPDMA_GLO_CFG1, 0x1);
143 mt76_wr(dev, MT_WPDMA_TX_PRE_CFG, 0xf0000);
144 mt76_wr(dev, MT_WPDMA_RX_PRE_CFG, 0xf7f0000);
145 mt76_wr(dev, MT_WPDMA_ABT_CFG, 0x4000026);
146 mt76_wr(dev, MT_WPDMA_ABT_CFG1, 0x18811881);
147 mt76_set(dev, 0x7158, BIT(16));
148 mt76_clear(dev, 0x7000, BIT(23));
149 mt76_wr(dev, MT_WPDMA_RST_IDX, ~0);
150
151 ret = mt7615_init_tx_queues(dev, MT7615_TX_RING_SIZE);
152 if (ret)
153 return ret;
154
155 ret = mt7615_init_mcu_queue(dev, &dev->mt76.q_tx[MT_TXQ_MCU],
156 MT7615_TXQ_MCU,
157 MT7615_TX_MCU_RING_SIZE);
158 if (ret)
159 return ret;
160
161 ret = mt7615_init_mcu_queue(dev, &dev->mt76.q_tx[MT_TXQ_FWDL],
162 MT7615_TXQ_FWDL,
163 MT7615_TX_FWDL_RING_SIZE);
164 if (ret)
165 return ret;
166
167 /* init rx queues */
168 ret = mt76_queue_alloc(dev, &dev->mt76.q_rx[MT_RXQ_MCU], 1,
169 MT7615_RX_MCU_RING_SIZE, MT_RX_BUF_SIZE,
170 MT_RX_RING_BASE);
171 if (ret)
172 return ret;
173
174 ret = mt76_queue_alloc(dev, &dev->mt76.q_rx[MT_RXQ_MAIN], 0,
175 MT7615_RX_RING_SIZE, MT_RX_BUF_SIZE,
176 MT_RX_RING_BASE);
177 if (ret)
178 return ret;
179
180 mt76_wr(dev, MT_DELAY_INT_CFG, 0);
181
182 ret = mt76_init_queues(dev);
183 if (ret < 0)
184 return ret;
185
186 netif_tx_napi_add(&dev->mt76.napi_dev, &dev->mt76.tx_napi,
187 mt7615_poll_tx, NAPI_POLL_WEIGHT);
188 napi_enable(&dev->mt76.tx_napi);
189
190 mt76_poll(dev, MT_WPDMA_GLO_CFG,
191 MT_WPDMA_GLO_CFG_TX_DMA_BUSY |
192 MT_WPDMA_GLO_CFG_RX_DMA_BUSY, 0, 1000);
193
194 /* start dma engine */
195 mt76_set(dev, MT_WPDMA_GLO_CFG,
196 MT_WPDMA_GLO_CFG_TX_DMA_EN |
197 MT_WPDMA_GLO_CFG_RX_DMA_EN);
198
199 /* enable interrupts for TX/RX rings */
200 mt7615_irq_enable(dev, MT_INT_RX_DONE_ALL | MT_INT_TX_DONE_ALL);
201
202 return 0;
203 }
204
mt7615_dma_cleanup(struct mt7615_dev * dev)205 void mt7615_dma_cleanup(struct mt7615_dev *dev)
206 {
207 mt76_clear(dev, MT_WPDMA_GLO_CFG,
208 MT_WPDMA_GLO_CFG_TX_DMA_EN |
209 MT_WPDMA_GLO_CFG_RX_DMA_EN);
210 mt76_set(dev, MT_WPDMA_GLO_CFG, MT_WPDMA_GLO_CFG_SW_RESET);
211
212 tasklet_kill(&dev->mt76.tx_tasklet);
213 mt76_dma_cleanup(&dev->mt76);
214 }
215
