1 /* SPDX-License-Identifier: GPL-2.0-or-later */ 2 /****************************************************************************** 3 ** Device driver for the PCI-SCSI NCR538XX controller family. 4 ** 5 ** Copyright (C) 1994 Wolfgang Stanglmeier 6 ** Copyright (C) 1998-2001 Gerard Roudier <groudier@free.fr> 7 ** 8 ** 9 **----------------------------------------------------------------------------- 10 ** 11 ** This driver has been ported to Linux from the FreeBSD NCR53C8XX driver 12 ** and is currently maintained by 13 ** 14 ** Gerard Roudier <groudier@free.fr> 15 ** 16 ** Being given that this driver originates from the FreeBSD version, and 17 ** in order to keep synergy on both, any suggested enhancements and corrections 18 ** received on Linux are automatically a potential candidate for the FreeBSD 19 ** version. 20 ** 21 ** The original driver has been written for 386bsd and FreeBSD by 22 ** Wolfgang Stanglmeier <wolf@cologne.de> 23 ** Stefan Esser <se@mi.Uni-Koeln.de> 24 ** 25 ** And has been ported to NetBSD by 26 ** Charles M. Hannum <mycroft@gnu.ai.mit.edu> 27 ** 28 ** NVRAM detection and reading. 29 ** Copyright (C) 1997 Richard Waltham <dormouse@farsrobt.demon.co.uk> 30 ** 31 ** Added support for MIPS big endian systems. 32 ** Carsten Langgaard, carstenl@mips.com 33 ** Copyright (C) 2000 MIPS Technologies, Inc. All rights reserved. 34 ** 35 ** Added support for HP PARISC big endian systems. 36 ** Copyright (C) 2000 MIPS Technologies, Inc. All rights reserved. 37 ** 38 ******************************************************************************* 39 */ 40 41 #ifndef NCR53C8XX_H 42 #define NCR53C8XX_H 43 44 #include <scsi/scsi_host.h> 45 46 47 /* 48 ** If you want a driver as small as possible, donnot define the 49 ** following options. 50 */ 51 #define SCSI_NCR_BOOT_COMMAND_LINE_SUPPORT 52 #define SCSI_NCR_DEBUG_INFO_SUPPORT 53 54 /* 55 ** To disable integrity checking, do not define the 56 ** following option. 57 */ 58 #ifdef CONFIG_SCSI_NCR53C8XX_INTEGRITY_CHECK 59 # define SCSI_NCR_ENABLE_INTEGRITY_CHECK 60 #endif 61 62 /* --------------------------------------------------------------------- 63 ** Take into account kernel configured parameters. 64 ** Most of these options can be overridden at startup by a command line. 65 ** --------------------------------------------------------------------- 66 */ 67 68 /* 69 * For Ultra2 and Ultra3 SCSI support option, use special features. 70 * 71 * Value (default) means: 72 * bit 0 : all features enabled, except: 73 * bit 1 : PCI Write And Invalidate. 74 * bit 2 : Data Phase Mismatch handling from SCRIPTS. 75 * 76 * Use boot options ncr53c8xx=specf:1 if you want all chip features to be 77 * enabled by the driver. 78 */ 79 #define SCSI_NCR_SETUP_SPECIAL_FEATURES (3) 80 81 #define SCSI_NCR_MAX_SYNC (80) 82 83 /* 84 * Allow tags from 2 to 256, default 8 85 */ 86 #ifdef CONFIG_SCSI_NCR53C8XX_MAX_TAGS 87 #if CONFIG_SCSI_NCR53C8XX_MAX_TAGS < 2 88 #define SCSI_NCR_MAX_TAGS (2) 89 #elif CONFIG_SCSI_NCR53C8XX_MAX_TAGS > 256 90 #define SCSI_NCR_MAX_TAGS (256) 91 #else 92 #define SCSI_NCR_MAX_TAGS CONFIG_SCSI_NCR53C8XX_MAX_TAGS 93 #endif 94 #else 95 #define SCSI_NCR_MAX_TAGS (8) 96 #endif 97 98 /* 99 * Allow tagged command queuing support if configured with default number 100 * of tags set to max (see above). 101 */ 102 #ifdef CONFIG_SCSI_NCR53C8XX_DEFAULT_TAGS 103 #define SCSI_NCR_SETUP_DEFAULT_TAGS CONFIG_SCSI_NCR53C8XX_DEFAULT_TAGS 104 #elif defined CONFIG_SCSI_NCR53C8XX_TAGGED_QUEUE 105 #define SCSI_NCR_SETUP_DEFAULT_TAGS SCSI_NCR_MAX_TAGS 106 #else 107 #define SCSI_NCR_SETUP_DEFAULT_TAGS (0) 108 #endif 109 110 /* 111 * Immediate arbitration 112 */ 113 #if defined(CONFIG_SCSI_NCR53C8XX_IARB) 114 #define SCSI_NCR_IARB_SUPPORT 115 #endif 116 117 /* 118 * Sync transfer frequency at startup. 119 * Allow from 5Mhz to 80Mhz default 20 Mhz. 120 */ 121 #ifndef CONFIG_SCSI_NCR53C8XX_SYNC 122 #define CONFIG_SCSI_NCR53C8XX_SYNC (20) 123 #elif CONFIG_SCSI_NCR53C8XX_SYNC > SCSI_NCR_MAX_SYNC 124 #undef CONFIG_SCSI_NCR53C8XX_SYNC 125 #define CONFIG_SCSI_NCR53C8XX_SYNC SCSI_NCR_MAX_SYNC 126 #endif 127 128 #if CONFIG_SCSI_NCR53C8XX_SYNC == 0 129 #define SCSI_NCR_SETUP_DEFAULT_SYNC (255) 130 #elif CONFIG_SCSI_NCR53C8XX_SYNC <= 5 131 #define SCSI_NCR_SETUP_DEFAULT_SYNC (50) 132 #elif CONFIG_SCSI_NCR53C8XX_SYNC <= 20 133 #define SCSI_NCR_SETUP_DEFAULT_SYNC (250/(CONFIG_SCSI_NCR53C8XX_SYNC)) 134 #elif CONFIG_SCSI_NCR53C8XX_SYNC <= 33 135 #define SCSI_NCR_SETUP_DEFAULT_SYNC (11) 136 #elif CONFIG_SCSI_NCR53C8XX_SYNC <= 40 137 #define SCSI_NCR_SETUP_DEFAULT_SYNC (10) 138 #else 139 #define SCSI_NCR_SETUP_DEFAULT_SYNC (9) 140 #endif 141 142 /* 143 * Disallow disconnections at boot-up 144 */ 145 #ifdef CONFIG_SCSI_NCR53C8XX_NO_DISCONNECT 146 #define SCSI_NCR_SETUP_DISCONNECTION (0) 147 #else 148 #define SCSI_NCR_SETUP_DISCONNECTION (1) 149 #endif 150 151 /* 152 * Force synchronous negotiation for all targets 153 */ 154 #ifdef CONFIG_SCSI_NCR53C8XX_FORCE_SYNC_NEGO 155 #define SCSI_NCR_SETUP_FORCE_SYNC_NEGO (1) 156 #else 157 #define SCSI_NCR_SETUP_FORCE_SYNC_NEGO (0) 158 #endif 159 160 /* 161 * Disable master parity checking (flawed hardwares need that) 162 */ 163 #ifdef CONFIG_SCSI_NCR53C8XX_DISABLE_MPARITY_CHECK 164 #define SCSI_NCR_SETUP_MASTER_PARITY (0) 165 #else 166 #define SCSI_NCR_SETUP_MASTER_PARITY (1) 167 #endif 168 169 /* 170 * Disable scsi parity checking (flawed devices may need that) 171 */ 172 #ifdef CONFIG_SCSI_NCR53C8XX_DISABLE_PARITY_CHECK 173 #define SCSI_NCR_SETUP_SCSI_PARITY (0) 174 #else 175 #define SCSI_NCR_SETUP_SCSI_PARITY (1) 176 #endif 177 178 /* 179 * Settle time after reset at boot-up 180 */ 181 #define SCSI_NCR_SETUP_SETTLE_TIME (2) 182 183 /* 184 ** Bridge quirks work-around option defaulted to 1. 185 */ 186 #ifndef SCSI_NCR_PCIQ_WORK_AROUND_OPT 187 #define SCSI_NCR_PCIQ_WORK_AROUND_OPT 1 188 #endif 189 190 /* 191 ** Work-around common bridge misbehaviour. 192 ** 193 ** - Do not flush posted writes in the opposite 194 ** direction on read. 195 ** - May reorder DMA writes to memory. 196 ** 197 ** This option should not affect performances 198 ** significantly, so it is the default. 199 */ 200 #if SCSI_NCR_PCIQ_WORK_AROUND_OPT == 1 201 #define SCSI_NCR_PCIQ_MAY_NOT_FLUSH_PW_UPSTREAM 202 #define SCSI_NCR_PCIQ_MAY_REORDER_WRITES 203 #define SCSI_NCR_PCIQ_MAY_MISS_COMPLETIONS 204 205 /* 206 ** Same as option 1, but also deal with 207 ** misconfigured interrupts. 208 ** 209 ** - Edge triggered instead of level sensitive. 210 ** - No interrupt line connected. 211 ** - IRQ number misconfigured. 212 ** 213 ** If no interrupt is delivered, the driver will 214 ** catch the interrupt conditions 10 times per 215 ** second. No need to say that this option is 216 ** not recommended. 217 */ 218 #elif SCSI_NCR_PCIQ_WORK_AROUND_OPT == 2 219 #define SCSI_NCR_PCIQ_MAY_NOT_FLUSH_PW_UPSTREAM 220 #define SCSI_NCR_PCIQ_MAY_REORDER_WRITES 221 #define SCSI_NCR_PCIQ_MAY_MISS_COMPLETIONS 222 #define SCSI_NCR_PCIQ_BROKEN_INTR 223 224 /* 225 ** Some bridge designers decided to flush 226 ** everything prior to deliver the interrupt. 227 ** This option tries to deal with such a 228 ** behaviour. 229 */ 230 #elif SCSI_NCR_PCIQ_WORK_AROUND_OPT == 3 231 #define SCSI_NCR_PCIQ_SYNC_ON_INTR 232 #endif 233 234 /* 235 ** Other parameters not configurable with "make config" 236 ** Avoid to change these constants, unless you know what you are doing. 237 */ 238 239 #define SCSI_NCR_ALWAYS_SIMPLE_TAG 240 #define SCSI_NCR_MAX_SCATTER (127) 241 #define SCSI_NCR_MAX_TARGET (16) 242 243 /* 244 ** Compute some desirable value for CAN_QUEUE 245 ** and CMD_PER_LUN. 246 ** The driver will use lower values if these 247 ** ones appear to be too large. 248 */ 249 #define SCSI_NCR_CAN_QUEUE (8*SCSI_NCR_MAX_TAGS + 2*SCSI_NCR_MAX_TARGET) 250 #define SCSI_NCR_CMD_PER_LUN (SCSI_NCR_MAX_TAGS) 251 252 #define SCSI_NCR_SG_TABLESIZE (SCSI_NCR_MAX_SCATTER) 253 #define SCSI_NCR_TIMER_INTERVAL (HZ) 254 255 #define SCSI_NCR_MAX_LUN (16) 256 257 /* 258 * IO functions definition for big/little endian CPU support. 259 * For now, the NCR is only supported in little endian addressing mode, 260 */ 261 262 #ifdef __BIG_ENDIAN 263 264 #define inw_l2b inw 265 #define inl_l2b inl 266 #define outw_b2l outw 267 #define outl_b2l outl 268 269 #define readb_raw readb 270 #define writeb_raw writeb 271 272 #if defined(SCSI_NCR_BIG_ENDIAN) 273 #define readw_l2b __raw_readw 274 #define readl_l2b __raw_readl 275 #define writew_b2l __raw_writew 276 #define writel_b2l __raw_writel 277 #define readw_raw __raw_readw 278 #define readl_raw __raw_readl 279 #define writew_raw __raw_writew 280 #define writel_raw __raw_writel 281 #else /* Other big-endian */ 282 #define readw_l2b readw 283 #define readl_l2b readl 284 #define writew_b2l writew 285 #define writel_b2l writel 286 #define readw_raw readw 287 #define readl_raw readl 288 #define writew_raw writew 289 #define writel_raw writel 290 #endif 291 292 #else /* little endian */ 293 294 #define inw_raw inw 295 #define inl_raw inl 296 #define outw_raw outw 297 #define outl_raw outl 298 299 #define readb_raw readb 300 #define readw_raw readw 301 #define readl_raw readl 302 #define writeb_raw writeb 303 #define writew_raw writew 304 #define writel_raw writel 305 306 #endif 307 308 #if !defined(__hppa__) && !defined(__mips__) 309 #ifdef SCSI_NCR_BIG_ENDIAN 310 #error "The NCR in BIG ENDIAN addressing mode is not (yet) supported" 311 #endif 312 #endif 313 314 #define MEMORY_BARRIER() mb() 315 316 317 /* 318 * If the NCR uses big endian addressing mode over the 319 * PCI, actual io register addresses for byte and word 320 * accesses must be changed according to lane routing. 321 * Btw, ncr_offb() and ncr_offw() macros only apply to 322 * constants and so donnot generate bloated code. 323 */ 324 325 #if defined(SCSI_NCR_BIG_ENDIAN) 326 327 #define ncr_offb(o) (((o)&~3)+((~((o)&3))&3)) 328 #define ncr_offw(o) (((o)&~3)+((~((o)&3))&2)) 329 330 #else 331 332 #define ncr_offb(o) (o) 333 #define ncr_offw(o) (o) 334 335 #endif 336 337 /* 338 * If the CPU and the NCR use same endian-ness addressing, 339 * no byte reordering is needed for script patching. 340 * Macro cpu_to_scr() is to be used for script patching. 341 * Macro scr_to_cpu() is to be used for getting a DWORD 342 * from the script. 343 */ 344 345 #if defined(__BIG_ENDIAN) && !defined(SCSI_NCR_BIG_ENDIAN) 346 347 #define cpu_to_scr(dw) cpu_to_le32(dw) 348 #define scr_to_cpu(dw) le32_to_cpu(dw) 349 350 #elif defined(__LITTLE_ENDIAN) && defined(SCSI_NCR_BIG_ENDIAN) 351 352 #define cpu_to_scr(dw) cpu_to_be32(dw) 353 #define scr_to_cpu(dw) be32_to_cpu(dw) 354 355 #else 356 357 #define cpu_to_scr(dw) (dw) 358 #define scr_to_cpu(dw) (dw) 359 360 #endif 361 362 /* 363 * Access to the controller chip. 364 * 365 * If the CPU and the NCR use same endian-ness addressing, 366 * no byte reordering is needed for accessing chip io 367 * registers. Functions suffixed by '_raw' are assumed 368 * to access the chip over the PCI without doing byte 369 * reordering. Functions suffixed by '_l2b' are 370 * assumed to perform little-endian to big-endian byte 371 * reordering, those suffixed by '_b2l' blah, blah, 372 * blah, ... 373 */ 374 375 /* 376 * MEMORY mapped IO input / output 377 */ 378 379 #define INB_OFF(o) readb_raw((char __iomem *)np->reg + ncr_offb(o)) 380 #define OUTB_OFF(o, val) writeb_raw((val), (char __iomem *)np->reg + ncr_offb(o)) 381 382 #if defined(__BIG_ENDIAN) && !defined(SCSI_NCR_BIG_ENDIAN) 383 384 #define INW_OFF(o) readw_l2b((char __iomem *)np->reg + ncr_offw(o)) 385 #define INL_OFF(o) readl_l2b((char __iomem *)np->reg + (o)) 386 387 #define OUTW_OFF(o, val) writew_b2l((val), (char __iomem *)np->reg + ncr_offw(o)) 388 #define OUTL_OFF(o, val) writel_b2l((val), (char __iomem *)np->reg + (o)) 389 390 #elif defined(__LITTLE_ENDIAN) && defined(SCSI_NCR_BIG_ENDIAN) 391 392 #define INW_OFF(o) readw_b2l((char __iomem *)np->reg + ncr_offw(o)) 393 #define INL_OFF(o) readl_b2l((char __iomem *)np->reg + (o)) 394 395 #define OUTW_OFF(o, val) writew_l2b((val), (char __iomem *)np->reg + ncr_offw(o)) 396 #define OUTL_OFF(o, val) writel_l2b((val), (char __iomem *)np->reg + (o)) 397 398 #else 399 400 #ifdef CONFIG_SCSI_NCR53C8XX_NO_WORD_TRANSFERS 401 /* Only 8 or 32 bit transfers allowed */ 402 #define INW_OFF(o) (readb((char __iomem *)np->reg + ncr_offw(o)) << 8 | readb((char __iomem *)np->reg + ncr_offw(o) + 1)) 403 #else 404 #define INW_OFF(o) readw_raw((char __iomem *)np->reg + ncr_offw(o)) 405 #endif 406 #define INL_OFF(o) readl_raw((char __iomem *)np->reg + (o)) 407 408 #ifdef CONFIG_SCSI_NCR53C8XX_NO_WORD_TRANSFERS 409 /* Only 8 or 32 bit transfers allowed */ 410 #define OUTW_OFF(o, val) do { writeb((char)((val) >> 8), (char __iomem *)np->reg + ncr_offw(o)); writeb((char)(val), (char __iomem *)np->reg + ncr_offw(o) + 1); } while (0) 411 #else 412 #define OUTW_OFF(o, val) writew_raw((val), (char __iomem *)np->reg + ncr_offw(o)) 413 #endif 414 #define OUTL_OFF(o, val) writel_raw((val), (char __iomem *)np->reg + (o)) 415 416 #endif 417 418 #define INB(r) INB_OFF (offsetof(struct ncr_reg,r)) 419 #define INW(r) INW_OFF (offsetof(struct ncr_reg,r)) 420 #define INL(r) INL_OFF (offsetof(struct ncr_reg,r)) 421 422 #define OUTB(r, val) OUTB_OFF (offsetof(struct ncr_reg,r), (val)) 423 #define OUTW(r, val) OUTW_OFF (offsetof(struct ncr_reg,r), (val)) 424 #define OUTL(r, val) OUTL_OFF (offsetof(struct ncr_reg,r), (val)) 425 426 /* 427 * Set bit field ON, OFF 428 */ 429 430 #define OUTONB(r, m) OUTB(r, INB(r) | (m)) 431 #define OUTOFFB(r, m) OUTB(r, INB(r) & ~(m)) 432 #define OUTONW(r, m) OUTW(r, INW(r) | (m)) 433 #define OUTOFFW(r, m) OUTW(r, INW(r) & ~(m)) 434 #define OUTONL(r, m) OUTL(r, INL(r) | (m)) 435 #define OUTOFFL(r, m) OUTL(r, INL(r) & ~(m)) 436 437 /* 438 * We normally want the chip to have a consistent view 439 * of driver internal data structures when we restart it. 440 * Thus these macros. 441 */ 442 #define OUTL_DSP(v) \ 443 do { \ 444 MEMORY_BARRIER(); \ 445 OUTL (nc_dsp, (v)); \ 446 } while (0) 447 448 #define OUTONB_STD() \ 449 do { \ 450 MEMORY_BARRIER(); \ 451 OUTONB (nc_dcntl, (STD|NOCOM)); \ 452 } while (0) 453 454 455 /* 456 ** NCR53C8XX devices features table. 457 */ 458 struct ncr_chip { 459 unsigned short revision_id; 460 unsigned char burst_max; /* log-base-2 of max burst */ 461 unsigned char offset_max; 462 unsigned char nr_divisor; 463 unsigned int features; 464 #define FE_LED0 (1<<0) 465 #define FE_WIDE (1<<1) /* Wide data transfers */ 466 #define FE_ULTRA (1<<2) /* Ultra speed 20Mtrans/sec */ 467 #define FE_DBLR (1<<4) /* Clock doubler present */ 468 #define FE_QUAD (1<<5) /* Clock quadrupler present */ 469 #define FE_ERL (1<<6) /* Enable read line */ 470 #define FE_CLSE (1<<7) /* Cache line size enable */ 471 #define FE_WRIE (1<<8) /* Write & Invalidate enable */ 472 #define FE_ERMP (1<<9) /* Enable read multiple */ 473 #define FE_BOF (1<<10) /* Burst opcode fetch */ 474 #define FE_DFS (1<<11) /* DMA fifo size */ 475 #define FE_PFEN (1<<12) /* Prefetch enable */ 476 #define FE_LDSTR (1<<13) /* Load/Store supported */ 477 #define FE_RAM (1<<14) /* On chip RAM present */ 478 #define FE_VARCLK (1<<15) /* SCSI clock may vary */ 479 #define FE_RAM8K (1<<16) /* On chip RAM sized 8Kb */ 480 #define FE_64BIT (1<<17) /* Have a 64-bit PCI interface */ 481 #define FE_IO256 (1<<18) /* Requires full 256 bytes in PCI space */ 482 #define FE_NOPM (1<<19) /* Scripts handles phase mismatch */ 483 #define FE_LEDC (1<<20) /* Hardware control of LED */ 484 #define FE_DIFF (1<<21) /* Support Differential SCSI */ 485 #define FE_66MHZ (1<<23) /* 66MHz PCI Support */ 486 #define FE_DAC (1<<24) /* Support DAC cycles (64 bit addressing) */ 487 #define FE_ISTAT1 (1<<25) /* Have ISTAT1, MBOX0, MBOX1 registers */ 488 #define FE_DAC_IN_USE (1<<26) /* Platform does DAC cycles */ 489 #define FE_EHP (1<<27) /* 720: Even host parity */ 490 #define FE_MUX (1<<28) /* 720: Multiplexed bus */ 491 #define FE_EA (1<<29) /* 720: Enable Ack */ 492 493 #define FE_CACHE_SET (FE_ERL|FE_CLSE|FE_WRIE|FE_ERMP) 494 #define FE_SCSI_SET (FE_WIDE|FE_ULTRA|FE_DBLR|FE_QUAD|F_CLK80) 495 #define FE_SPECIAL_SET (FE_CACHE_SET|FE_BOF|FE_DFS|FE_LDSTR|FE_PFEN|FE_RAM) 496 }; 497 498 499 /* 500 ** Driver setup structure. 501 ** 502 ** This structure is initialized from linux config options. 503 ** It can be overridden at boot-up by the boot command line. 504 */ 505 #define SCSI_NCR_MAX_EXCLUDES 8 506 struct ncr_driver_setup { 507 u8 master_parity; 508 u8 scsi_parity; 509 u8 disconnection; 510 u8 special_features; 511 u8 force_sync_nego; 512 u8 reverse_probe; 513 u8 pci_fix_up; 514 u8 use_nvram; 515 u8 verbose; 516 u8 default_tags; 517 u16 default_sync; 518 u16 debug; 519 u8 burst_max; 520 u8 led_pin; 521 u8 max_wide; 522 u8 settle_delay; 523 u8 diff_support; 524 u8 irqm; 525 u8 bus_check; 526 u8 optimize; 527 u8 recovery; 528 u8 host_id; 529 u16 iarb; 530 u32 excludes[SCSI_NCR_MAX_EXCLUDES]; 531 char tag_ctrl[100]; 532 }; 533 534 /* 535 ** Initial setup. 536 ** Can be overridden at startup by a command line. 537 */ 538 #define SCSI_NCR_DRIVER_SETUP \ 539 { \ 540 SCSI_NCR_SETUP_MASTER_PARITY, \ 541 SCSI_NCR_SETUP_SCSI_PARITY, \ 542 SCSI_NCR_SETUP_DISCONNECTION, \ 543 SCSI_NCR_SETUP_SPECIAL_FEATURES, \ 544 SCSI_NCR_SETUP_FORCE_SYNC_NEGO, \ 545 0, \ 546 0, \ 547 1, \ 548 0, \ 549 SCSI_NCR_SETUP_DEFAULT_TAGS, \ 550 SCSI_NCR_SETUP_DEFAULT_SYNC, \ 551 0x00, \ 552 7, \ 553 0, \ 554 1, \ 555 SCSI_NCR_SETUP_SETTLE_TIME, \ 556 0, \ 557 0, \ 558 1, \ 559 0, \ 560 0, \ 561 255, \ 562 0x00 \ 563 } 564 565 /* 566 ** Boot fail safe setup. 567 ** Override initial setup from boot command line: 568 ** ncr53c8xx=safe:y 569 */ 570 #define SCSI_NCR_DRIVER_SAFE_SETUP \ 571 { \ 572 0, \ 573 1, \ 574 0, \ 575 0, \ 576 0, \ 577 0, \ 578 0, \ 579 1, \ 580 2, \ 581 0, \ 582 255, \ 583 0x00, \ 584 255, \ 585 0, \ 586 0, \ 587 10, \ 588 1, \ 589 1, \ 590 1, \ 591 0, \ 592 0, \ 593 255 \ 594 } 595 596 /**************** ORIGINAL CONTENT of ncrreg.h from FreeBSD ******************/ 597 598 /*----------------------------------------------------------------- 599 ** 600 ** The ncr 53c810 register structure. 601 ** 602 **----------------------------------------------------------------- 603 */ 604 605 struct ncr_reg { 606 /*00*/ u8 nc_scntl0; /* full arb., ena parity, par->ATN */ 607 608 /*01*/ u8 nc_scntl1; /* no reset */ 609 #define ISCON 0x10 /* connected to scsi */ 610 #define CRST 0x08 /* force reset */ 611 #define IARB 0x02 /* immediate arbitration */ 612 613 /*02*/ u8 nc_scntl2; /* no disconnect expected */ 614 #define SDU 0x80 /* cmd: disconnect will raise error */ 615 #define CHM 0x40 /* sta: chained mode */ 616 #define WSS 0x08 /* sta: wide scsi send [W]*/ 617 #define WSR 0x01 /* sta: wide scsi received [W]*/ 618 619 /*03*/ u8 nc_scntl3; /* cnf system clock dependent */ 620 #define EWS 0x08 /* cmd: enable wide scsi [W]*/ 621 #define ULTRA 0x80 /* cmd: ULTRA enable */ 622 /* bits 0-2, 7 rsvd for C1010 */ 623 624 /*04*/ u8 nc_scid; /* cnf host adapter scsi address */ 625 #define RRE 0x40 /* r/w:e enable response to resel. */ 626 #define SRE 0x20 /* r/w:e enable response to select */ 627 628 /*05*/ u8 nc_sxfer; /* ### Sync speed and count */ 629 /* bits 6-7 rsvd for C1010 */ 630 631 /*06*/ u8 nc_sdid; /* ### Destination-ID */ 632 633 /*07*/ u8 nc_gpreg; /* ??? IO-Pins */ 634 635 /*08*/ u8 nc_sfbr; /* ### First byte in phase */ 636 637 /*09*/ u8 nc_socl; 638 #define CREQ 0x80 /* r/w: SCSI-REQ */ 639 #define CACK 0x40 /* r/w: SCSI-ACK */ 640 #define CBSY 0x20 /* r/w: SCSI-BSY */ 641 #define CSEL 0x10 /* r/w: SCSI-SEL */ 642 #define CATN 0x08 /* r/w: SCSI-ATN */ 643 #define CMSG 0x04 /* r/w: SCSI-MSG */ 644 #define CC_D 0x02 /* r/w: SCSI-C_D */ 645 #define CI_O 0x01 /* r/w: SCSI-I_O */ 646 647 /*0a*/ u8 nc_ssid; 648 649 /*0b*/ u8 nc_sbcl; 650 651 /*0c*/ u8 nc_dstat; 652 #define DFE 0x80 /* sta: dma fifo empty */ 653 #define MDPE 0x40 /* int: master data parity error */ 654 #define BF 0x20 /* int: script: bus fault */ 655 #define ABRT 0x10 /* int: script: command aborted */ 656 #define SSI 0x08 /* int: script: single step */ 657 #define SIR 0x04 /* int: script: interrupt instruct. */ 658 #define IID 0x01 /* int: script: illegal instruct. */ 659 660 /*0d*/ u8 nc_sstat0; 661 #define ILF 0x80 /* sta: data in SIDL register lsb */ 662 #define ORF 0x40 /* sta: data in SODR register lsb */ 663 #define OLF 0x20 /* sta: data in SODL register lsb */ 664 #define AIP 0x10 /* sta: arbitration in progress */ 665 #define LOA 0x08 /* sta: arbitration lost */ 666 #define WOA 0x04 /* sta: arbitration won */ 667 #define IRST 0x02 /* sta: scsi reset signal */ 668 #define SDP 0x01 /* sta: scsi parity signal */ 669 670 /*0e*/ u8 nc_sstat1; 671 #define FF3210 0xf0 /* sta: bytes in the scsi fifo */ 672 673 /*0f*/ u8 nc_sstat2; 674 #define ILF1 0x80 /* sta: data in SIDL register msb[W]*/ 675 #define ORF1 0x40 /* sta: data in SODR register msb[W]*/ 676 #define OLF1 0x20 /* sta: data in SODL register msb[W]*/ 677 #define DM 0x04 /* sta: DIFFSENS mismatch (895/6 only) */ 678 #define LDSC 0x02 /* sta: disconnect & reconnect */ 679 680 /*10*/ u8 nc_dsa; /* --> Base page */ 681 /*11*/ u8 nc_dsa1; 682 /*12*/ u8 nc_dsa2; 683 /*13*/ u8 nc_dsa3; 684 685 /*14*/ u8 nc_istat; /* --> Main Command and status */ 686 #define CABRT 0x80 /* cmd: abort current operation */ 687 #define SRST 0x40 /* mod: reset chip */ 688 #define SIGP 0x20 /* r/w: message from host to ncr */ 689 #define SEM 0x10 /* r/w: message between host + ncr */ 690 #define CON 0x08 /* sta: connected to scsi */ 691 #define INTF 0x04 /* sta: int on the fly (reset by wr)*/ 692 #define SIP 0x02 /* sta: scsi-interrupt */ 693 #define DIP 0x01 /* sta: host/script interrupt */ 694 695 /*15*/ u8 nc_istat1; /* 896 and later cores only */ 696 #define FLSH 0x04 /* sta: chip is flushing */ 697 #define SRUN 0x02 /* sta: scripts are running */ 698 #define SIRQD 0x01 /* r/w: disable INT pin */ 699 700 /*16*/ u8 nc_mbox0; /* 896 and later cores only */ 701 /*17*/ u8 nc_mbox1; /* 896 and later cores only */ 702 703 /*18*/ u8 nc_ctest0; 704 #define EHP 0x04 /* 720 even host parity */ 705 /*19*/ u8 nc_ctest1; 706 707 /*1a*/ u8 nc_ctest2; 708 #define CSIGP 0x40 709 /* bits 0-2,7 rsvd for C1010 */ 710 711 /*1b*/ u8 nc_ctest3; 712 #define FLF 0x08 /* cmd: flush dma fifo */ 713 #define CLF 0x04 /* cmd: clear dma fifo */ 714 #define FM 0x02 /* mod: fetch pin mode */ 715 #define WRIE 0x01 /* mod: write and invalidate enable */ 716 /* bits 4-7 rsvd for C1010 */ 717 718 /*1c*/ u32 nc_temp; /* ### Temporary stack */ 719 720 /*20*/ u8 nc_dfifo; 721 /*21*/ u8 nc_ctest4; 722 #define MUX 0x80 /* 720 host bus multiplex mode */ 723 #define BDIS 0x80 /* mod: burst disable */ 724 #define MPEE 0x08 /* mod: master parity error enable */ 725 726 /*22*/ u8 nc_ctest5; 727 #define DFS 0x20 /* mod: dma fifo size */ 728 /* bits 0-1, 3-7 rsvd for C1010 */ 729 /*23*/ u8 nc_ctest6; 730 731 /*24*/ u32 nc_dbc; /* ### Byte count and command */ 732 /*28*/ u32 nc_dnad; /* ### Next command register */ 733 /*2c*/ u32 nc_dsp; /* --> Script Pointer */ 734 /*30*/ u32 nc_dsps; /* --> Script pointer save/opcode#2 */ 735 736 /*34*/ u8 nc_scratcha; /* Temporary register a */ 737 /*35*/ u8 nc_scratcha1; 738 /*36*/ u8 nc_scratcha2; 739 /*37*/ u8 nc_scratcha3; 740 741 /*38*/ u8 nc_dmode; 742 #define BL_2 0x80 /* mod: burst length shift value +2 */ 743 #define BL_1 0x40 /* mod: burst length shift value +1 */ 744 #define ERL 0x08 /* mod: enable read line */ 745 #define ERMP 0x04 /* mod: enable read multiple */ 746 #define BOF 0x02 /* mod: burst op code fetch */ 747 748 /*39*/ u8 nc_dien; 749 /*3a*/ u8 nc_sbr; 750 751 /*3b*/ u8 nc_dcntl; /* --> Script execution control */ 752 #define CLSE 0x80 /* mod: cache line size enable */ 753 #define PFF 0x40 /* cmd: pre-fetch flush */ 754 #define PFEN 0x20 /* mod: pre-fetch enable */ 755 #define EA 0x20 /* mod: 720 enable-ack */ 756 #define SSM 0x10 /* mod: single step mode */ 757 #define IRQM 0x08 /* mod: irq mode (1 = totem pole !) */ 758 #define STD 0x04 /* cmd: start dma mode */ 759 #define IRQD 0x02 /* mod: irq disable */ 760 #define NOCOM 0x01 /* cmd: protect sfbr while reselect */ 761 /* bits 0-1 rsvd for C1010 */ 762 763 /*3c*/ u32 nc_adder; 764 765 /*40*/ u16 nc_sien; /* -->: interrupt enable */ 766 /*42*/ u16 nc_sist; /* <--: interrupt status */ 767 #define SBMC 0x1000/* sta: SCSI Bus Mode Change (895/6 only) */ 768 #define STO 0x0400/* sta: timeout (select) */ 769 #define GEN 0x0200/* sta: timeout (general) */ 770 #define HTH 0x0100/* sta: timeout (handshake) */ 771 #define MA 0x80 /* sta: phase mismatch */ 772 #define CMP 0x40 /* sta: arbitration complete */ 773 #define SEL 0x20 /* sta: selected by another device */ 774 #define RSL 0x10 /* sta: reselected by another device*/ 775 #define SGE 0x08 /* sta: gross error (over/underflow)*/ 776 #define UDC 0x04 /* sta: unexpected disconnect */ 777 #define RST 0x02 /* sta: scsi bus reset detected */ 778 #define PAR 0x01 /* sta: scsi parity error */ 779 780 /*44*/ u8 nc_slpar; 781 /*45*/ u8 nc_swide; 782 /*46*/ u8 nc_macntl; 783 /*47*/ u8 nc_gpcntl; 784 /*48*/ u8 nc_stime0; /* cmd: timeout for select&handshake*/ 785 /*49*/ u8 nc_stime1; /* cmd: timeout user defined */ 786 /*4a*/ u16 nc_respid; /* sta: Reselect-IDs */ 787 788 /*4c*/ u8 nc_stest0; 789 790 /*4d*/ u8 nc_stest1; 791 #define SCLK 0x80 /* Use the PCI clock as SCSI clock */ 792 #define DBLEN 0x08 /* clock doubler running */ 793 #define DBLSEL 0x04 /* clock doubler selected */ 794 795 796 /*4e*/ u8 nc_stest2; 797 #define ROF 0x40 /* reset scsi offset (after gross error!) */ 798 #define DIF 0x20 /* 720 SCSI differential mode */ 799 #define EXT 0x02 /* extended filtering */ 800 801 /*4f*/ u8 nc_stest3; 802 #define TE 0x80 /* c: tolerAnt enable */ 803 #define HSC 0x20 /* c: Halt SCSI Clock */ 804 #define CSF 0x02 /* c: clear scsi fifo */ 805 806 /*50*/ u16 nc_sidl; /* Lowlevel: latched from scsi data */ 807 /*52*/ u8 nc_stest4; 808 #define SMODE 0xc0 /* SCSI bus mode (895/6 only) */ 809 #define SMODE_HVD 0x40 /* High Voltage Differential */ 810 #define SMODE_SE 0x80 /* Single Ended */ 811 #define SMODE_LVD 0xc0 /* Low Voltage Differential */ 812 #define LCKFRQ 0x20 /* Frequency Lock (895/6 only) */ 813 /* bits 0-5 rsvd for C1010 */ 814 815 /*53*/ u8 nc_53_; 816 /*54*/ u16 nc_sodl; /* Lowlevel: data out to scsi data */ 817 /*56*/ u8 nc_ccntl0; /* Chip Control 0 (896) */ 818 #define ENPMJ 0x80 /* Enable Phase Mismatch Jump */ 819 #define PMJCTL 0x40 /* Phase Mismatch Jump Control */ 820 #define ENNDJ 0x20 /* Enable Non Data PM Jump */ 821 #define DISFC 0x10 /* Disable Auto FIFO Clear */ 822 #define DILS 0x02 /* Disable Internal Load/Store */ 823 #define DPR 0x01 /* Disable Pipe Req */ 824 825 /*57*/ u8 nc_ccntl1; /* Chip Control 1 (896) */ 826 #define ZMOD 0x80 /* High Impedance Mode */ 827 #define DIC 0x10 /* Disable Internal Cycles */ 828 #define DDAC 0x08 /* Disable Dual Address Cycle */ 829 #define XTIMOD 0x04 /* 64-bit Table Ind. Indexing Mode */ 830 #define EXTIBMV 0x02 /* Enable 64-bit Table Ind. BMOV */ 831 #define EXDBMV 0x01 /* Enable 64-bit Direct BMOV */ 832 833 /*58*/ u16 nc_sbdl; /* Lowlevel: data from scsi data */ 834 /*5a*/ u16 nc_5a_; 835 836 /*5c*/ u8 nc_scr0; /* Working register B */ 837 /*5d*/ u8 nc_scr1; /* */ 838 /*5e*/ u8 nc_scr2; /* */ 839 /*5f*/ u8 nc_scr3; /* */ 840 841 /*60*/ u8 nc_scrx[64]; /* Working register C-R */ 842 /*a0*/ u32 nc_mmrs; /* Memory Move Read Selector */ 843 /*a4*/ u32 nc_mmws; /* Memory Move Write Selector */ 844 /*a8*/ u32 nc_sfs; /* Script Fetch Selector */ 845 /*ac*/ u32 nc_drs; /* DSA Relative Selector */ 846 /*b0*/ u32 nc_sbms; /* Static Block Move Selector */ 847 /*b4*/ u32 nc_dbms; /* Dynamic Block Move Selector */ 848 /*b8*/ u32 nc_dnad64; /* DMA Next Address 64 */ 849 /*bc*/ u16 nc_scntl4; /* C1010 only */ 850 #define U3EN 0x80 /* Enable Ultra 3 */ 851 #define AIPEN 0x40 /* Allow check upper byte lanes */ 852 #define XCLKH_DT 0x08 /* Extra clock of data hold on DT 853 transfer edge */ 854 #define XCLKH_ST 0x04 /* Extra clock of data hold on ST 855 transfer edge */ 856 857 /*be*/ u8 nc_aipcntl0; /* Epat Control 1 C1010 only */ 858 /*bf*/ u8 nc_aipcntl1; /* AIP Control C1010_66 Only */ 859 860 /*c0*/ u32 nc_pmjad1; /* Phase Mismatch Jump Address 1 */ 861 /*c4*/ u32 nc_pmjad2; /* Phase Mismatch Jump Address 2 */ 862 /*c8*/ u8 nc_rbc; /* Remaining Byte Count */ 863 /*c9*/ u8 nc_rbc1; /* */ 864 /*ca*/ u8 nc_rbc2; /* */ 865 /*cb*/ u8 nc_rbc3; /* */ 866 867 /*cc*/ u8 nc_ua; /* Updated Address */ 868 /*cd*/ u8 nc_ua1; /* */ 869 /*ce*/ u8 nc_ua2; /* */ 870 /*cf*/ u8 nc_ua3; /* */ 871 /*d0*/ u32 nc_esa; /* Entry Storage Address */ 872 /*d4*/ u8 nc_ia; /* Instruction Address */ 873 /*d5*/ u8 nc_ia1; 874 /*d6*/ u8 nc_ia2; 875 /*d7*/ u8 nc_ia3; 876 /*d8*/ u32 nc_sbc; /* SCSI Byte Count (3 bytes only) */ 877 /*dc*/ u32 nc_csbc; /* Cumulative SCSI Byte Count */ 878 879 /* Following for C1010 only */ 880 /*e0*/ u16 nc_crcpad; /* CRC Value */ 881 /*e2*/ u8 nc_crccntl0; /* CRC control register */ 882 #define SNDCRC 0x10 /* Send CRC Request */ 883 /*e3*/ u8 nc_crccntl1; /* CRC control register */ 884 /*e4*/ u32 nc_crcdata; /* CRC data register */ 885 /*e8*/ u32 nc_e8_; /* rsvd */ 886 /*ec*/ u32 nc_ec_; /* rsvd */ 887 /*f0*/ u16 nc_dfbc; /* DMA FIFO byte count */ 888 889 }; 890 891 /*----------------------------------------------------------- 892 ** 893 ** Utility macros for the script. 894 ** 895 **----------------------------------------------------------- 896 */ 897 898 #define REGJ(p,r) (offsetof(struct ncr_reg, p ## r)) 899 #define REG(r) REGJ (nc_, r) 900 901 typedef u32 ncrcmd; 902 903 /*----------------------------------------------------------- 904 ** 905 ** SCSI phases 906 ** 907 ** DT phases illegal for ncr driver. 908 ** 909 **----------------------------------------------------------- 910 */ 911 912 #define SCR_DATA_OUT 0x00000000 913 #define SCR_DATA_IN 0x01000000 914 #define SCR_COMMAND 0x02000000 915 #define SCR_STATUS 0x03000000 916 #define SCR_DT_DATA_OUT 0x04000000 917 #define SCR_DT_DATA_IN 0x05000000 918 #define SCR_MSG_OUT 0x06000000 919 #define SCR_MSG_IN 0x07000000 920 921 #define SCR_ILG_OUT 0x04000000 922 #define SCR_ILG_IN 0x05000000 923 924 /*----------------------------------------------------------- 925 ** 926 ** Data transfer via SCSI. 927 ** 928 **----------------------------------------------------------- 929 ** 930 ** MOVE_ABS (LEN) 931 ** <<start address>> 932 ** 933 ** MOVE_IND (LEN) 934 ** <<dnad_offset>> 935 ** 936 ** MOVE_TBL 937 ** <<dnad_offset>> 938 ** 939 **----------------------------------------------------------- 940 */ 941 942 #define OPC_MOVE 0x08000000 943 944 #define SCR_MOVE_ABS(l) ((0x00000000 | OPC_MOVE) | (l)) 945 #define SCR_MOVE_IND(l) ((0x20000000 | OPC_MOVE) | (l)) 946 #define SCR_MOVE_TBL (0x10000000 | OPC_MOVE) 947 948 #define SCR_CHMOV_ABS(l) ((0x00000000) | (l)) 949 #define SCR_CHMOV_IND(l) ((0x20000000) | (l)) 950 #define SCR_CHMOV_TBL (0x10000000) 951 952 struct scr_tblmove { 953 u32 size; 954 u32 addr; 955 }; 956 957 /*----------------------------------------------------------- 958 ** 959 ** Selection 960 ** 961 **----------------------------------------------------------- 962 ** 963 ** SEL_ABS | SCR_ID (0..15) [ | REL_JMP] 964 ** <<alternate_address>> 965 ** 966 ** SEL_TBL | << dnad_offset>> [ | REL_JMP] 967 ** <<alternate_address>> 968 ** 969 **----------------------------------------------------------- 970 */ 971 972 #define SCR_SEL_ABS 0x40000000 973 #define SCR_SEL_ABS_ATN 0x41000000 974 #define SCR_SEL_TBL 0x42000000 975 #define SCR_SEL_TBL_ATN 0x43000000 976 977 978 #ifdef SCSI_NCR_BIG_ENDIAN 979 struct scr_tblsel { 980 u8 sel_scntl3; 981 u8 sel_id; 982 u8 sel_sxfer; 983 u8 sel_scntl4; 984 }; 985 #else 986 struct scr_tblsel { 987 u8 sel_scntl4; 988 u8 sel_sxfer; 989 u8 sel_id; 990 u8 sel_scntl3; 991 }; 992 #endif 993 994 #define SCR_JMP_REL 0x04000000 995 #define SCR_ID(id) (((u32)(id)) << 16) 996 997 /*----------------------------------------------------------- 998 ** 999 ** Waiting for Disconnect or Reselect 1000 ** 1001 **----------------------------------------------------------- 1002 ** 1003 ** WAIT_DISC 1004 ** dummy: <<alternate_address>> 1005 ** 1006 ** WAIT_RESEL 1007 ** <<alternate_address>> 1008 ** 1009 **----------------------------------------------------------- 1010 */ 1011 1012 #define SCR_WAIT_DISC 0x48000000 1013 #define SCR_WAIT_RESEL 0x50000000 1014 1015 /*----------------------------------------------------------- 1016 ** 1017 ** Bit Set / Reset 1018 ** 1019 **----------------------------------------------------------- 1020 ** 1021 ** SET (flags {|.. }) 1022 ** 1023 ** CLR (flags {|.. }) 1024 ** 1025 **----------------------------------------------------------- 1026 */ 1027 1028 #define SCR_SET(f) (0x58000000 | (f)) 1029 #define SCR_CLR(f) (0x60000000 | (f)) 1030 1031 #define SCR_CARRY 0x00000400 1032 #define SCR_TRG 0x00000200 1033 #define SCR_ACK 0x00000040 1034 #define SCR_ATN 0x00000008 1035 1036 1037 1038 1039 /*----------------------------------------------------------- 1040 ** 1041 ** Memory to memory move 1042 ** 1043 **----------------------------------------------------------- 1044 ** 1045 ** COPY (bytecount) 1046 ** << source_address >> 1047 ** << destination_address >> 1048 ** 1049 ** SCR_COPY sets the NO FLUSH option by default. 1050 ** SCR_COPY_F does not set this option. 1051 ** 1052 ** For chips which do not support this option, 1053 ** ncr_copy_and_bind() will remove this bit. 1054 **----------------------------------------------------------- 1055 */ 1056 1057 #define SCR_NO_FLUSH 0x01000000 1058 1059 #define SCR_COPY(n) (0xc0000000 | SCR_NO_FLUSH | (n)) 1060 #define SCR_COPY_F(n) (0xc0000000 | (n)) 1061 1062 /*----------------------------------------------------------- 1063 ** 1064 ** Register move and binary operations 1065 ** 1066 **----------------------------------------------------------- 1067 ** 1068 ** SFBR_REG (reg, op, data) reg = SFBR op data 1069 ** << 0 >> 1070 ** 1071 ** REG_SFBR (reg, op, data) SFBR = reg op data 1072 ** << 0 >> 1073 ** 1074 ** REG_REG (reg, op, data) reg = reg op data 1075 ** << 0 >> 1076 ** 1077 **----------------------------------------------------------- 1078 ** On 810A, 860, 825A, 875, 895 and 896 chips the content 1079 ** of SFBR register can be used as data (SCR_SFBR_DATA). 1080 ** The 896 has additional IO registers starting at 1081 ** offset 0x80. Bit 7 of register offset is stored in 1082 ** bit 7 of the SCRIPTS instruction first DWORD. 1083 **----------------------------------------------------------- 1084 */ 1085 1086 #define SCR_REG_OFS(ofs) ((((ofs) & 0x7f) << 16ul) + ((ofs) & 0x80)) 1087 1088 #define SCR_SFBR_REG(reg,op,data) \ 1089 (0x68000000 | (SCR_REG_OFS(REG(reg))) | (op) | (((data)&0xff)<<8ul)) 1090 1091 #define SCR_REG_SFBR(reg,op,data) \ 1092 (0x70000000 | (SCR_REG_OFS(REG(reg))) | (op) | (((data)&0xff)<<8ul)) 1093 1094 #define SCR_REG_REG(reg,op,data) \ 1095 (0x78000000 | (SCR_REG_OFS(REG(reg))) | (op) | (((data)&0xff)<<8ul)) 1096 1097 1098 #define SCR_LOAD 0x00000000 1099 #define SCR_SHL 0x01000000 1100 #define SCR_OR 0x02000000 1101 #define SCR_XOR 0x03000000 1102 #define SCR_AND 0x04000000 1103 #define SCR_SHR 0x05000000 1104 #define SCR_ADD 0x06000000 1105 #define SCR_ADDC 0x07000000 1106 1107 #define SCR_SFBR_DATA (0x00800000>>8ul) /* Use SFBR as data */ 1108 1109 /*----------------------------------------------------------- 1110 ** 1111 ** FROM_REG (reg) SFBR = reg 1112 ** << 0 >> 1113 ** 1114 ** TO_REG (reg) reg = SFBR 1115 ** << 0 >> 1116 ** 1117 ** LOAD_REG (reg, data) reg = <data> 1118 ** << 0 >> 1119 ** 1120 ** LOAD_SFBR(data) SFBR = <data> 1121 ** << 0 >> 1122 ** 1123 **----------------------------------------------------------- 1124 */ 1125 1126 #define SCR_FROM_REG(reg) \ 1127 SCR_REG_SFBR(reg,SCR_OR,0) 1128 1129 #define SCR_TO_REG(reg) \ 1130 SCR_SFBR_REG(reg,SCR_OR,0) 1131 1132 #define SCR_LOAD_REG(reg,data) \ 1133 SCR_REG_REG(reg,SCR_LOAD,data) 1134 1135 #define SCR_LOAD_SFBR(data) \ 1136 (SCR_REG_SFBR (gpreg, SCR_LOAD, data)) 1137 1138 /*----------------------------------------------------------- 1139 ** 1140 ** LOAD from memory to register. 1141 ** STORE from register to memory. 1142 ** 1143 ** Only supported by 810A, 860, 825A, 875, 895 and 896. 1144 ** 1145 **----------------------------------------------------------- 1146 ** 1147 ** LOAD_ABS (LEN) 1148 ** <<start address>> 1149 ** 1150 ** LOAD_REL (LEN) (DSA relative) 1151 ** <<dsa_offset>> 1152 ** 1153 **----------------------------------------------------------- 1154 */ 1155 1156 #define SCR_REG_OFS2(ofs) (((ofs) & 0xff) << 16ul) 1157 #define SCR_NO_FLUSH2 0x02000000 1158 #define SCR_DSA_REL2 0x10000000 1159 1160 #define SCR_LOAD_R(reg, how, n) \ 1161 (0xe1000000 | how | (SCR_REG_OFS2(REG(reg))) | (n)) 1162 1163 #define SCR_STORE_R(reg, how, n) \ 1164 (0xe0000000 | how | (SCR_REG_OFS2(REG(reg))) | (n)) 1165 1166 #define SCR_LOAD_ABS(reg, n) SCR_LOAD_R(reg, SCR_NO_FLUSH2, n) 1167 #define SCR_LOAD_REL(reg, n) SCR_LOAD_R(reg, SCR_NO_FLUSH2|SCR_DSA_REL2, n) 1168 #define SCR_LOAD_ABS_F(reg, n) SCR_LOAD_R(reg, 0, n) 1169 #define SCR_LOAD_REL_F(reg, n) SCR_LOAD_R(reg, SCR_DSA_REL2, n) 1170 1171 #define SCR_STORE_ABS(reg, n) SCR_STORE_R(reg, SCR_NO_FLUSH2, n) 1172 #define SCR_STORE_REL(reg, n) SCR_STORE_R(reg, SCR_NO_FLUSH2|SCR_DSA_REL2,n) 1173 #define SCR_STORE_ABS_F(reg, n) SCR_STORE_R(reg, 0, n) 1174 #define SCR_STORE_REL_F(reg, n) SCR_STORE_R(reg, SCR_DSA_REL2, n) 1175 1176 1177 /*----------------------------------------------------------- 1178 ** 1179 ** Waiting for Disconnect or Reselect 1180 ** 1181 **----------------------------------------------------------- 1182 ** 1183 ** JUMP [ | IFTRUE/IFFALSE ( ... ) ] 1184 ** <<address>> 1185 ** 1186 ** JUMPR [ | IFTRUE/IFFALSE ( ... ) ] 1187 ** <<distance>> 1188 ** 1189 ** CALL [ | IFTRUE/IFFALSE ( ... ) ] 1190 ** <<address>> 1191 ** 1192 ** CALLR [ | IFTRUE/IFFALSE ( ... ) ] 1193 ** <<distance>> 1194 ** 1195 ** RETURN [ | IFTRUE/IFFALSE ( ... ) ] 1196 ** <<dummy>> 1197 ** 1198 ** INT [ | IFTRUE/IFFALSE ( ... ) ] 1199 ** <<ident>> 1200 ** 1201 ** INT_FLY [ | IFTRUE/IFFALSE ( ... ) ] 1202 ** <<ident>> 1203 ** 1204 ** Conditions: 1205 ** WHEN (phase) 1206 ** IF (phase) 1207 ** CARRYSET 1208 ** DATA (data, mask) 1209 ** 1210 **----------------------------------------------------------- 1211 */ 1212 1213 #define SCR_NO_OP 0x80000000 1214 #define SCR_JUMP 0x80080000 1215 #define SCR_JUMP64 0x80480000 1216 #define SCR_JUMPR 0x80880000 1217 #define SCR_CALL 0x88080000 1218 #define SCR_CALLR 0x88880000 1219 #define SCR_RETURN 0x90080000 1220 #define SCR_INT 0x98080000 1221 #define SCR_INT_FLY 0x98180000 1222 1223 #define IFFALSE(arg) (0x00080000 | (arg)) 1224 #define IFTRUE(arg) (0x00000000 | (arg)) 1225 1226 #define WHEN(phase) (0x00030000 | (phase)) 1227 #define IF(phase) (0x00020000 | (phase)) 1228 1229 #define DATA(D) (0x00040000 | ((D) & 0xff)) 1230 #define MASK(D,M) (0x00040000 | (((M ^ 0xff) & 0xff) << 8ul)|((D) & 0xff)) 1231 1232 #define CARRYSET (0x00200000) 1233 1234 /*----------------------------------------------------------- 1235 ** 1236 ** SCSI constants. 1237 ** 1238 **----------------------------------------------------------- 1239 */ 1240 1241 /* 1242 * End of ncrreg from FreeBSD 1243 */ 1244 1245 /* 1246 Build a scatter/gather entry. 1247 see sym53c8xx_2/sym_hipd.h for more detailed sym_build_sge() 1248 implementation ;) 1249 */ 1250 1251 #define ncr_build_sge(np, data, badd, len) \ 1252 do { \ 1253 (data)->addr = cpu_to_scr(badd); \ 1254 (data)->size = cpu_to_scr(len); \ 1255 } while (0) 1256 1257 /*========================================================== 1258 ** 1259 ** Structures used by the detection routine to transmit 1260 ** device configuration to the attach function. 1261 ** 1262 **========================================================== 1263 */ 1264 struct ncr_slot { 1265 u_long base; 1266 u_long base_2; 1267 u_long base_c; 1268 u_long base_2_c; 1269 void __iomem *base_v; 1270 void __iomem *base_2_v; 1271 int irq; 1272 /* port and reg fields to use INB, OUTB macros */ 1273 volatile struct ncr_reg __iomem *reg; 1274 }; 1275 1276 /*========================================================== 1277 ** 1278 ** Structure used by detection routine to save data on 1279 ** each detected board for attach. 1280 ** 1281 **========================================================== 1282 */ 1283 struct ncr_device { 1284 struct device *dev; 1285 struct ncr_slot slot; 1286 struct ncr_chip chip; 1287 u_char host_id; 1288 u8 differential; 1289 }; 1290 1291 extern struct Scsi_Host *ncr_attach(struct scsi_host_template *tpnt, int unit, struct ncr_device *device); 1292 extern void ncr53c8xx_release(struct Scsi_Host *host); 1293 irqreturn_t ncr53c8xx_intr(int irq, void *dev_id); 1294 extern int ncr53c8xx_init(void); 1295 extern void ncr53c8xx_exit(void); 1296 1297 #endif /* NCR53C8XX_H */ 1298
