1 /*
2 * Copyright (c) 2004, 2005 Topspin Communications. All rights reserved.
3 * Copyright (c) 2005 Sun Microsystems, Inc. All rights reserved.
4 * Copyright (c) 2005 Mellanox Technologies. All rights reserved.
5 *
6 * This software is available to you under a choice of one of two
7 * licenses. You may choose to be licensed under the terms of the GNU
8 * General Public License (GPL) Version 2, available from the file
9 * COPYING in the main directory of this source tree, or the
10 * OpenIB.org BSD license below:
11 *
12 * Redistribution and use in source and binary forms, with or
13 * without modification, are permitted provided that the following
14 * conditions are met:
15 *
16 * - Redistributions of source code must retain the above
17 * copyright notice, this list of conditions and the following
18 * disclaimer.
19 *
20 * - Redistributions in binary form must reproduce the above
21 * copyright notice, this list of conditions and the following
22 * disclaimer in the documentation and/or other materials
23 * provided with the distribution.
24 *
25 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
26 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
27 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
28 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
29 * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
30 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
31 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
32 * SOFTWARE.
33 */
34
35 #include <linux/module.h>
36 #include <linux/init.h>
37 #include <linux/errno.h>
38 #include <linux/pci.h>
39 #include <linux/interrupt.h>
40 #include <linux/gfp.h>
41
42 #include "mthca_dev.h"
43 #include "mthca_config_reg.h"
44 #include "mthca_cmd.h"
45 #include "mthca_profile.h"
46 #include "mthca_memfree.h"
47 #include "mthca_wqe.h"
48
49 MODULE_AUTHOR("Roland Dreier");
50 MODULE_DESCRIPTION("Mellanox InfiniBand HCA low-level driver");
51 MODULE_LICENSE("Dual BSD/GPL");
52
53 #ifdef CONFIG_INFINIBAND_MTHCA_DEBUG
54
55 int mthca_debug_level = 0;
56 module_param_named(debug_level, mthca_debug_level, int, 0644);
57 MODULE_PARM_DESC(debug_level, "Enable debug tracing if > 0");
58
59 #endif /* CONFIG_INFINIBAND_MTHCA_DEBUG */
60
61 #ifdef CONFIG_PCI_MSI
62
63 static int msi_x = 1;
64 module_param(msi_x, int, 0444);
65 MODULE_PARM_DESC(msi_x, "attempt to use MSI-X if nonzero");
66
67 #else /* CONFIG_PCI_MSI */
68
69 #define msi_x (0)
70
71 #endif /* CONFIG_PCI_MSI */
72
73 static int tune_pci = 0;
74 module_param(tune_pci, int, 0444);
75 MODULE_PARM_DESC(tune_pci, "increase PCI burst from the default set by BIOS if nonzero");
76
77 DEFINE_MUTEX(mthca_device_mutex);
78
79 #define MTHCA_DEFAULT_NUM_QP (1 << 16)
80 #define MTHCA_DEFAULT_RDB_PER_QP (1 << 2)
81 #define MTHCA_DEFAULT_NUM_CQ (1 << 16)
82 #define MTHCA_DEFAULT_NUM_MCG (1 << 13)
83 #define MTHCA_DEFAULT_NUM_MPT (1 << 17)
84 #define MTHCA_DEFAULT_NUM_MTT (1 << 20)
85 #define MTHCA_DEFAULT_NUM_UDAV (1 << 15)
86 #define MTHCA_DEFAULT_NUM_RESERVED_MTTS (1 << 18)
87 #define MTHCA_DEFAULT_NUM_UARC_SIZE (1 << 18)
88
89 static struct mthca_profile hca_profile = {
90 .num_qp = MTHCA_DEFAULT_NUM_QP,
91 .rdb_per_qp = MTHCA_DEFAULT_RDB_PER_QP,
92 .num_cq = MTHCA_DEFAULT_NUM_CQ,
93 .num_mcg = MTHCA_DEFAULT_NUM_MCG,
94 .num_mpt = MTHCA_DEFAULT_NUM_MPT,
95 .num_mtt = MTHCA_DEFAULT_NUM_MTT,
96 .num_udav = MTHCA_DEFAULT_NUM_UDAV, /* Tavor only */
97 .fmr_reserved_mtts = MTHCA_DEFAULT_NUM_RESERVED_MTTS, /* Tavor only */
98 .uarc_size = MTHCA_DEFAULT_NUM_UARC_SIZE, /* Arbel only */
99 };
100
101 module_param_named(num_qp, hca_profile.num_qp, int, 0444);
102 MODULE_PARM_DESC(num_qp, "maximum number of QPs per HCA");
103
104 module_param_named(rdb_per_qp, hca_profile.rdb_per_qp, int, 0444);
105 MODULE_PARM_DESC(rdb_per_qp, "number of RDB buffers per QP");
106
107 module_param_named(num_cq, hca_profile.num_cq, int, 0444);
108 MODULE_PARM_DESC(num_cq, "maximum number of CQs per HCA");
109
110 module_param_named(num_mcg, hca_profile.num_mcg, int, 0444);
111 MODULE_PARM_DESC(num_mcg, "maximum number of multicast groups per HCA");
112
113 module_param_named(num_mpt, hca_profile.num_mpt, int, 0444);
114 MODULE_PARM_DESC(num_mpt,
115 "maximum number of memory protection table entries per HCA");
116
117 module_param_named(num_mtt, hca_profile.num_mtt, int, 0444);
118 MODULE_PARM_DESC(num_mtt,
119 "maximum number of memory translation table segments per HCA");
120
121 module_param_named(num_udav, hca_profile.num_udav, int, 0444);
122 MODULE_PARM_DESC(num_udav, "maximum number of UD address vectors per HCA");
123
124 module_param_named(fmr_reserved_mtts, hca_profile.fmr_reserved_mtts, int, 0444);
125 MODULE_PARM_DESC(fmr_reserved_mtts,
126 "number of memory translation table segments reserved for FMR");
127
128 static int log_mtts_per_seg = ilog2(MTHCA_MTT_SEG_SIZE / 8);
129 module_param_named(log_mtts_per_seg, log_mtts_per_seg, int, 0444);
130 MODULE_PARM_DESC(log_mtts_per_seg, "Log2 number of MTT entries per segment (1-5)");
131
132 static char mthca_version[] =
133 DRV_NAME ": Mellanox InfiniBand HCA driver v"
134 DRV_VERSION " (" DRV_RELDATE ")\n";
135
mthca_tune_pci(struct mthca_dev * mdev)136 static int mthca_tune_pci(struct mthca_dev *mdev)
137 {
138 if (!tune_pci)
139 return 0;
140
141 /* First try to max out Read Byte Count */
142 if (pci_find_capability(mdev->pdev, PCI_CAP_ID_PCIX)) {
143 if (pcix_set_mmrbc(mdev->pdev, pcix_get_max_mmrbc(mdev->pdev))) {
144 mthca_err(mdev, "Couldn't set PCI-X max read count, "
145 "aborting.\n");
146 return -ENODEV;
147 }
148 } else if (!(mdev->mthca_flags & MTHCA_FLAG_PCIE))
149 mthca_info(mdev, "No PCI-X capability, not setting RBC.\n");
150
151 if (pci_is_pcie(mdev->pdev)) {
152 if (pcie_set_readrq(mdev->pdev, 4096)) {
153 mthca_err(mdev, "Couldn't write PCI Express read request, "
154 "aborting.\n");
155 return -ENODEV;
156 }
157 } else if (mdev->mthca_flags & MTHCA_FLAG_PCIE)
158 mthca_info(mdev, "No PCI Express capability, "
159 "not setting Max Read Request Size.\n");
160
161 return 0;
162 }
163
mthca_dev_lim(struct mthca_dev * mdev,struct mthca_dev_lim * dev_lim)164 static int mthca_dev_lim(struct mthca_dev *mdev, struct mthca_dev_lim *dev_lim)
165 {
166 int err;
167
168 mdev->limits.mtt_seg_size = (1 << log_mtts_per_seg) * 8;
169 err = mthca_QUERY_DEV_LIM(mdev, dev_lim);
170 if (err) {
171 mthca_err(mdev, "QUERY_DEV_LIM command returned %d"
172 ", aborting.\n", err);
173 return err;
174 }
175 if (dev_lim->min_page_sz > PAGE_SIZE) {
176 mthca_err(mdev, "HCA minimum page size of %d bigger than "
177 "kernel PAGE_SIZE of %ld, aborting.\n",
178 dev_lim->min_page_sz, PAGE_SIZE);
179 return -ENODEV;
180 }
181 if (dev_lim->num_ports > MTHCA_MAX_PORTS) {
182 mthca_err(mdev, "HCA has %d ports, but we only support %d, "
183 "aborting.\n",
184 dev_lim->num_ports, MTHCA_MAX_PORTS);
185 return -ENODEV;
186 }
187
188 if (dev_lim->uar_size > pci_resource_len(mdev->pdev, 2)) {
189 mthca_err(mdev, "HCA reported UAR size of 0x%x bigger than "
190 "PCI resource 2 size of 0x%llx, aborting.\n",
191 dev_lim->uar_size,
192 (unsigned long long)pci_resource_len(mdev->pdev, 2));
193 return -ENODEV;
194 }
195
196 mdev->limits.num_ports = dev_lim->num_ports;
197 mdev->limits.vl_cap = dev_lim->max_vl;
198 mdev->limits.mtu_cap = dev_lim->max_mtu;
199 mdev->limits.gid_table_len = dev_lim->max_gids;
200 mdev->limits.pkey_table_len = dev_lim->max_pkeys;
201 mdev->limits.local_ca_ack_delay = dev_lim->local_ca_ack_delay;
202 /*
203 * Need to allow for worst case send WQE overhead and check
204 * whether max_desc_sz imposes a lower limit than max_sg; UD
205 * send has the biggest overhead.
206 */
207 mdev->limits.max_sg = min_t(int, dev_lim->max_sg,
208 (dev_lim->max_desc_sz -
209 sizeof (struct mthca_next_seg) -
210 (mthca_is_memfree(mdev) ?
211 sizeof (struct mthca_arbel_ud_seg) :
212 sizeof (struct mthca_tavor_ud_seg))) /
213 sizeof (struct mthca_data_seg));
214 mdev->limits.max_wqes = dev_lim->max_qp_sz;
215 mdev->limits.max_qp_init_rdma = dev_lim->max_requester_per_qp;
216 mdev->limits.reserved_qps = dev_lim->reserved_qps;
217 mdev->limits.max_srq_wqes = dev_lim->max_srq_sz;
218 mdev->limits.reserved_srqs = dev_lim->reserved_srqs;
219 mdev->limits.reserved_eecs = dev_lim->reserved_eecs;
220 mdev->limits.max_desc_sz = dev_lim->max_desc_sz;
221 mdev->limits.max_srq_sge = mthca_max_srq_sge(mdev);
222 /*
223 * Subtract 1 from the limit because we need to allocate a
224 * spare CQE so the HCA HW can tell the difference between an
225 * empty CQ and a full CQ.
226 */
227 mdev->limits.max_cqes = dev_lim->max_cq_sz - 1;
228 mdev->limits.reserved_cqs = dev_lim->reserved_cqs;
229 mdev->limits.reserved_eqs = dev_lim->reserved_eqs;
230 mdev->limits.reserved_mtts = dev_lim->reserved_mtts;
231 mdev->limits.reserved_mrws = dev_lim->reserved_mrws;
232 mdev->limits.reserved_uars = dev_lim->reserved_uars;
233 mdev->limits.reserved_pds = dev_lim->reserved_pds;
234 mdev->limits.port_width_cap = dev_lim->max_port_width;
235 mdev->limits.page_size_cap = ~(u32) (dev_lim->min_page_sz - 1);
236 mdev->limits.flags = dev_lim->flags;
237 /*
238 * For old FW that doesn't return static rate support, use a
239 * value of 0x3 (only static rate values of 0 or 1 are handled),
240 * except on Sinai, where even old FW can handle static rate
241 * values of 2 and 3.
242 */
243 if (dev_lim->stat_rate_support)
244 mdev->limits.stat_rate_support = dev_lim->stat_rate_support;
245 else if (mdev->mthca_flags & MTHCA_FLAG_SINAI_OPT)
246 mdev->limits.stat_rate_support = 0xf;
247 else
248 mdev->limits.stat_rate_support = 0x3;
249
250 /* IB_DEVICE_RESIZE_MAX_WR not supported by driver.
251 May be doable since hardware supports it for SRQ.
252
253 IB_DEVICE_N_NOTIFY_CQ is supported by hardware but not by driver.
254
255 IB_DEVICE_SRQ_RESIZE is supported by hardware but SRQ is not
256 supported by driver. */
257 mdev->device_cap_flags = IB_DEVICE_CHANGE_PHY_PORT |
258 IB_DEVICE_PORT_ACTIVE_EVENT |
259 IB_DEVICE_SYS_IMAGE_GUID |
260 IB_DEVICE_RC_RNR_NAK_GEN;
261
262 if (dev_lim->flags & DEV_LIM_FLAG_BAD_PKEY_CNTR)
263 mdev->device_cap_flags |= IB_DEVICE_BAD_PKEY_CNTR;
264
265 if (dev_lim->flags & DEV_LIM_FLAG_BAD_QKEY_CNTR)
266 mdev->device_cap_flags |= IB_DEVICE_BAD_QKEY_CNTR;
267
268 if (dev_lim->flags & DEV_LIM_FLAG_RAW_MULTI)
269 mdev->device_cap_flags |= IB_DEVICE_RAW_MULTI;
270
271 if (dev_lim->flags & DEV_LIM_FLAG_AUTO_PATH_MIG)
272 mdev->device_cap_flags |= IB_DEVICE_AUTO_PATH_MIG;
273
274 if (dev_lim->flags & DEV_LIM_FLAG_UD_AV_PORT_ENFORCE)
275 mdev->device_cap_flags |= IB_DEVICE_UD_AV_PORT_ENFORCE;
276
277 if (dev_lim->flags & DEV_LIM_FLAG_SRQ)
278 mdev->mthca_flags |= MTHCA_FLAG_SRQ;
279
280 if (mthca_is_memfree(mdev))
281 if (dev_lim->flags & DEV_LIM_FLAG_IPOIB_CSUM)
282 mdev->device_cap_flags |= IB_DEVICE_UD_IP_CSUM;
283
284 return 0;
285 }
286
mthca_init_tavor(struct mthca_dev * mdev)287 static int mthca_init_tavor(struct mthca_dev *mdev)
288 {
289 s64 size;
290 int err;
291 struct mthca_dev_lim dev_lim;
292 struct mthca_profile profile;
293 struct mthca_init_hca_param init_hca;
294
295 err = mthca_SYS_EN(mdev);
296 if (err) {
297 mthca_err(mdev, "SYS_EN command returned %d, aborting.\n", err);
298 return err;
299 }
300
301 err = mthca_QUERY_FW(mdev);
302 if (err) {
303 mthca_err(mdev, "QUERY_FW command returned %d,"
304 " aborting.\n", err);
305 goto err_disable;
306 }
307 err = mthca_QUERY_DDR(mdev);
308 if (err) {
309 mthca_err(mdev, "QUERY_DDR command returned %d, aborting.\n", err);
310 goto err_disable;
311 }
312
313 err = mthca_dev_lim(mdev, &dev_lim);
314 if (err) {
315 mthca_err(mdev, "QUERY_DEV_LIM command returned %d, aborting.\n", err);
316 goto err_disable;
317 }
318
319 profile = hca_profile;
320 profile.num_uar = dev_lim.uar_size / PAGE_SIZE;
321 profile.uarc_size = 0;
322 if (mdev->mthca_flags & MTHCA_FLAG_SRQ)
323 profile.num_srq = dev_lim.max_srqs;
324
325 size = mthca_make_profile(mdev, &profile, &dev_lim, &init_hca);
326 if (size < 0) {
327 err = size;
328 goto err_disable;
329 }
330
331 err = mthca_INIT_HCA(mdev, &init_hca);
332 if (err) {
333 mthca_err(mdev, "INIT_HCA command returned %d, aborting.\n", err);
334 goto err_disable;
335 }
336
337 return 0;
338
339 err_disable:
340 mthca_SYS_DIS(mdev);
341
342 return err;
343 }
344
mthca_load_fw(struct mthca_dev * mdev)345 static int mthca_load_fw(struct mthca_dev *mdev)
346 {
347 int err;
348
349 /* FIXME: use HCA-attached memory for FW if present */
350
351 mdev->fw.arbel.fw_icm =
352 mthca_alloc_icm(mdev, mdev->fw.arbel.fw_pages,
353 GFP_HIGHUSER | __GFP_NOWARN, 0);
354 if (!mdev->fw.arbel.fw_icm) {
355 mthca_err(mdev, "Couldn't allocate FW area, aborting.\n");
356 return -ENOMEM;
357 }
358
359 err = mthca_MAP_FA(mdev, mdev->fw.arbel.fw_icm);
360 if (err) {
361 mthca_err(mdev, "MAP_FA command returned %d, aborting.\n", err);
362 goto err_free;
363 }
364 err = mthca_RUN_FW(mdev);
365 if (err) {
366 mthca_err(mdev, "RUN_FW command returned %d, aborting.\n", err);
367 goto err_unmap_fa;
368 }
369
370 return 0;
371
372 err_unmap_fa:
373 mthca_UNMAP_FA(mdev);
374
375 err_free:
376 mthca_free_icm(mdev, mdev->fw.arbel.fw_icm, 0);
377 return err;
378 }
379
mthca_init_icm(struct mthca_dev * mdev,struct mthca_dev_lim * dev_lim,struct mthca_init_hca_param * init_hca,u64 icm_size)380 static int mthca_init_icm(struct mthca_dev *mdev,
381 struct mthca_dev_lim *dev_lim,
382 struct mthca_init_hca_param *init_hca,
383 u64 icm_size)
384 {
385 u64 aux_pages;
386 int err;
387
388 err = mthca_SET_ICM_SIZE(mdev, icm_size, &aux_pages);
389 if (err) {
390 mthca_err(mdev, "SET_ICM_SIZE command returned %d, aborting.\n", err);
391 return err;
392 }
393
394 mthca_dbg(mdev, "%lld KB of HCA context requires %lld KB aux memory.\n",
395 (unsigned long long) icm_size >> 10,
396 (unsigned long long) aux_pages << 2);
397
398 mdev->fw.arbel.aux_icm = mthca_alloc_icm(mdev, aux_pages,
399 GFP_HIGHUSER | __GFP_NOWARN, 0);
400 if (!mdev->fw.arbel.aux_icm) {
401 mthca_err(mdev, "Couldn't allocate aux memory, aborting.\n");
402 return -ENOMEM;
403 }
404
405 err = mthca_MAP_ICM_AUX(mdev, mdev->fw.arbel.aux_icm);
406 if (err) {
407 mthca_err(mdev, "MAP_ICM_AUX returned %d, aborting.\n", err);
408 goto err_free_aux;
409 }
410
411 err = mthca_map_eq_icm(mdev, init_hca->eqc_base);
412 if (err) {
413 mthca_err(mdev, "Failed to map EQ context memory, aborting.\n");
414 goto err_unmap_aux;
415 }
416
417 /* CPU writes to non-reserved MTTs, while HCA might DMA to reserved mtts */
418 mdev->limits.reserved_mtts = ALIGN(mdev->limits.reserved_mtts * mdev->limits.mtt_seg_size,
419 dma_get_cache_alignment()) / mdev->limits.mtt_seg_size;
420
421 mdev->mr_table.mtt_table = mthca_alloc_icm_table(mdev, init_hca->mtt_base,
422 mdev->limits.mtt_seg_size,
423 mdev->limits.num_mtt_segs,
424 mdev->limits.reserved_mtts,
425 1, 0);
426 if (!mdev->mr_table.mtt_table) {
427 mthca_err(mdev, "Failed to map MTT context memory, aborting.\n");
428 err = -ENOMEM;
429 goto err_unmap_eq;
430 }
431
432 mdev->mr_table.mpt_table = mthca_alloc_icm_table(mdev, init_hca->mpt_base,
433 dev_lim->mpt_entry_sz,
434 mdev->limits.num_mpts,
435 mdev->limits.reserved_mrws,
436 1, 1);
437 if (!mdev->mr_table.mpt_table) {
438 mthca_err(mdev, "Failed to map MPT context memory, aborting.\n");
439 err = -ENOMEM;
440 goto err_unmap_mtt;
441 }
442
443 mdev->qp_table.qp_table = mthca_alloc_icm_table(mdev, init_hca->qpc_base,
444 dev_lim->qpc_entry_sz,
445 mdev->limits.num_qps,
446 mdev->limits.reserved_qps,
447 0, 0);
448 if (!mdev->qp_table.qp_table) {
449 mthca_err(mdev, "Failed to map QP context memory, aborting.\n");
450 err = -ENOMEM;
451 goto err_unmap_mpt;
452 }
453
454 mdev->qp_table.eqp_table = mthca_alloc_icm_table(mdev, init_hca->eqpc_base,
455 dev_lim->eqpc_entry_sz,
456 mdev->limits.num_qps,
457 mdev->limits.reserved_qps,
458 0, 0);
459 if (!mdev->qp_table.eqp_table) {
460 mthca_err(mdev, "Failed to map EQP context memory, aborting.\n");
461 err = -ENOMEM;
462 goto err_unmap_qp;
463 }
464
465 mdev->qp_table.rdb_table = mthca_alloc_icm_table(mdev, init_hca->rdb_base,
466 MTHCA_RDB_ENTRY_SIZE,
467 mdev->limits.num_qps <<
468 mdev->qp_table.rdb_shift, 0,
469 0, 0);
470 if (!mdev->qp_table.rdb_table) {
471 mthca_err(mdev, "Failed to map RDB context memory, aborting\n");
472 err = -ENOMEM;
473 goto err_unmap_eqp;
474 }
475
476 mdev->cq_table.table = mthca_alloc_icm_table(mdev, init_hca->cqc_base,
477 dev_lim->cqc_entry_sz,
478 mdev->limits.num_cqs,
479 mdev->limits.reserved_cqs,
480 0, 0);
481 if (!mdev->cq_table.table) {
482 mthca_err(mdev, "Failed to map CQ context memory, aborting.\n");
483 err = -ENOMEM;
484 goto err_unmap_rdb;
485 }
486
487 if (mdev->mthca_flags & MTHCA_FLAG_SRQ) {
488 mdev->srq_table.table =
489 mthca_alloc_icm_table(mdev, init_hca->srqc_base,
490 dev_lim->srq_entry_sz,
491 mdev->limits.num_srqs,
492 mdev->limits.reserved_srqs,
493 0, 0);
494 if (!mdev->srq_table.table) {
495 mthca_err(mdev, "Failed to map SRQ context memory, "
496 "aborting.\n");
497 err = -ENOMEM;
498 goto err_unmap_cq;
499 }
500 }
501
502 /*
503 * It's not strictly required, but for simplicity just map the
504 * whole multicast group table now. The table isn't very big
505 * and it's a lot easier than trying to track ref counts.
506 */
507 mdev->mcg_table.table = mthca_alloc_icm_table(mdev, init_hca->mc_base,
508 MTHCA_MGM_ENTRY_SIZE,
509 mdev->limits.num_mgms +
510 mdev->limits.num_amgms,
511 mdev->limits.num_mgms +
512 mdev->limits.num_amgms,
513 0, 0);
514 if (!mdev->mcg_table.table) {
515 mthca_err(mdev, "Failed to map MCG context memory, aborting.\n");
516 err = -ENOMEM;
517 goto err_unmap_srq;
518 }
519
520 return 0;
521
522 err_unmap_srq:
523 if (mdev->mthca_flags & MTHCA_FLAG_SRQ)
524 mthca_free_icm_table(mdev, mdev->srq_table.table);
525
526 err_unmap_cq:
527 mthca_free_icm_table(mdev, mdev->cq_table.table);
528
529 err_unmap_rdb:
530 mthca_free_icm_table(mdev, mdev->qp_table.rdb_table);
531
532 err_unmap_eqp:
533 mthca_free_icm_table(mdev, mdev->qp_table.eqp_table);
534
535 err_unmap_qp:
536 mthca_free_icm_table(mdev, mdev->qp_table.qp_table);
537
538 err_unmap_mpt:
539 mthca_free_icm_table(mdev, mdev->mr_table.mpt_table);
540
541 err_unmap_mtt:
542 mthca_free_icm_table(mdev, mdev->mr_table.mtt_table);
543
544 err_unmap_eq:
545 mthca_unmap_eq_icm(mdev);
546
547 err_unmap_aux:
548 mthca_UNMAP_ICM_AUX(mdev);
549
550 err_free_aux:
551 mthca_free_icm(mdev, mdev->fw.arbel.aux_icm, 0);
552
553 return err;
554 }
555
mthca_free_icms(struct mthca_dev * mdev)556 static void mthca_free_icms(struct mthca_dev *mdev)
557 {
558
559 mthca_free_icm_table(mdev, mdev->mcg_table.table);
560 if (mdev->mthca_flags & MTHCA_FLAG_SRQ)
561 mthca_free_icm_table(mdev, mdev->srq_table.table);
562 mthca_free_icm_table(mdev, mdev->cq_table.table);
563 mthca_free_icm_table(mdev, mdev->qp_table.rdb_table);
564 mthca_free_icm_table(mdev, mdev->qp_table.eqp_table);
565 mthca_free_icm_table(mdev, mdev->qp_table.qp_table);
566 mthca_free_icm_table(mdev, mdev->mr_table.mpt_table);
567 mthca_free_icm_table(mdev, mdev->mr_table.mtt_table);
568 mthca_unmap_eq_icm(mdev);
569
570 mthca_UNMAP_ICM_AUX(mdev);
571 mthca_free_icm(mdev, mdev->fw.arbel.aux_icm, 0);
572 }
573
mthca_init_arbel(struct mthca_dev * mdev)574 static int mthca_init_arbel(struct mthca_dev *mdev)
575 {
576 struct mthca_dev_lim dev_lim;
577 struct mthca_profile profile;
578 struct mthca_init_hca_param init_hca;
579 s64 icm_size;
580 int err;
581
582 err = mthca_QUERY_FW(mdev);
583 if (err) {
584 mthca_err(mdev, "QUERY_FW command failed %d, aborting.\n", err);
585 return err;
586 }
587
588 err = mthca_ENABLE_LAM(mdev);
589 if (err == -EAGAIN) {
590 mthca_dbg(mdev, "No HCA-attached memory (running in MemFree mode)\n");
591 mdev->mthca_flags |= MTHCA_FLAG_NO_LAM;
592 } else if (err) {
593 mthca_err(mdev, "ENABLE_LAM returned %d, aborting.\n", err);
594 return err;
595 }
596
597 err = mthca_load_fw(mdev);
598 if (err) {
599 mthca_err(mdev, "Loading FW returned %d, aborting.\n", err);
600 goto err_disable;
601 }
602
603 err = mthca_dev_lim(mdev, &dev_lim);
604 if (err) {
605 mthca_err(mdev, "QUERY_DEV_LIM returned %d, aborting.\n", err);
606 goto err_stop_fw;
607 }
608
609 profile = hca_profile;
610 profile.num_uar = dev_lim.uar_size / PAGE_SIZE;
611 profile.num_udav = 0;
612 if (mdev->mthca_flags & MTHCA_FLAG_SRQ)
613 profile.num_srq = dev_lim.max_srqs;
614
615 icm_size = mthca_make_profile(mdev, &profile, &dev_lim, &init_hca);
616 if (icm_size < 0) {
617 err = icm_size;
618 goto err_stop_fw;
619 }
620
621 err = mthca_init_icm(mdev, &dev_lim, &init_hca, icm_size);
622 if (err)
623 goto err_stop_fw;
624
625 err = mthca_INIT_HCA(mdev, &init_hca);
626 if (err) {
627 mthca_err(mdev, "INIT_HCA command returned %d, aborting.\n", err);
628 goto err_free_icm;
629 }
630
631 return 0;
632
633 err_free_icm:
634 mthca_free_icms(mdev);
635
636 err_stop_fw:
637 mthca_UNMAP_FA(mdev);
638 mthca_free_icm(mdev, mdev->fw.arbel.fw_icm, 0);
639
640 err_disable:
641 if (!(mdev->mthca_flags & MTHCA_FLAG_NO_LAM))
642 mthca_DISABLE_LAM(mdev);
643
644 return err;
645 }
646
mthca_close_hca(struct mthca_dev * mdev)647 static void mthca_close_hca(struct mthca_dev *mdev)
648 {
649 mthca_CLOSE_HCA(mdev, 0);
650
651 if (mthca_is_memfree(mdev)) {
652 mthca_free_icms(mdev);
653
654 mthca_UNMAP_FA(mdev);
655 mthca_free_icm(mdev, mdev->fw.arbel.fw_icm, 0);
656
657 if (!(mdev->mthca_flags & MTHCA_FLAG_NO_LAM))
658 mthca_DISABLE_LAM(mdev);
659 } else
660 mthca_SYS_DIS(mdev);
661 }
662
mthca_init_hca(struct mthca_dev * mdev)663 static int mthca_init_hca(struct mthca_dev *mdev)
664 {
665 int err;
666 struct mthca_adapter adapter;
667
668 if (mthca_is_memfree(mdev))
669 err = mthca_init_arbel(mdev);
670 else
671 err = mthca_init_tavor(mdev);
672
673 if (err)
674 return err;
675
676 err = mthca_QUERY_ADAPTER(mdev, &adapter);
677 if (err) {
678 mthca_err(mdev, "QUERY_ADAPTER command returned %d, aborting.\n", err);
679 goto err_close;
680 }
681
682 mdev->eq_table.inta_pin = adapter.inta_pin;
683 if (!mthca_is_memfree(mdev))
684 mdev->rev_id = adapter.revision_id;
685 memcpy(mdev->board_id, adapter.board_id, sizeof mdev->board_id);
686
687 return 0;
688
689 err_close:
690 mthca_close_hca(mdev);
691 return err;
692 }
693
mthca_setup_hca(struct mthca_dev * dev)694 static int mthca_setup_hca(struct mthca_dev *dev)
695 {
696 int err;
697
698 MTHCA_INIT_DOORBELL_LOCK(&dev->doorbell_lock);
699
700 err = mthca_init_uar_table(dev);
701 if (err) {
702 mthca_err(dev, "Failed to initialize "
703 "user access region table, aborting.\n");
704 return err;
705 }
706
707 err = mthca_uar_alloc(dev, &dev->driver_uar);
708 if (err) {
709 mthca_err(dev, "Failed to allocate driver access region, "
710 "aborting.\n");
711 goto err_uar_table_free;
712 }
713
714 dev->kar = ioremap((phys_addr_t) dev->driver_uar.pfn << PAGE_SHIFT, PAGE_SIZE);
715 if (!dev->kar) {
716 mthca_err(dev, "Couldn't map kernel access region, "
717 "aborting.\n");
718 err = -ENOMEM;
719 goto err_uar_free;
720 }
721
722 err = mthca_init_pd_table(dev);
723 if (err) {
724 mthca_err(dev, "Failed to initialize "
725 "protection domain table, aborting.\n");
726 goto err_kar_unmap;
727 }
728
729 err = mthca_init_mr_table(dev);
730 if (err) {
731 mthca_err(dev, "Failed to initialize "
732 "memory region table, aborting.\n");
733 goto err_pd_table_free;
734 }
735
736 err = mthca_pd_alloc(dev, 1, &dev->driver_pd);
737 if (err) {
738 mthca_err(dev, "Failed to create driver PD, "
739 "aborting.\n");
740 goto err_mr_table_free;
741 }
742
743 err = mthca_init_eq_table(dev);
744 if (err) {
745 mthca_err(dev, "Failed to initialize "
746 "event queue table, aborting.\n");
747 goto err_pd_free;
748 }
749
750 err = mthca_cmd_use_events(dev);
751 if (err) {
752 mthca_err(dev, "Failed to switch to event-driven "
753 "firmware commands, aborting.\n");
754 goto err_eq_table_free;
755 }
756
757 err = mthca_NOP(dev);
758 if (err) {
759 if (dev->mthca_flags & MTHCA_FLAG_MSI_X) {
760 mthca_warn(dev, "NOP command failed to generate interrupt "
761 "(IRQ %d).\n",
762 dev->eq_table.eq[MTHCA_EQ_CMD].msi_x_vector);
763 mthca_warn(dev, "Trying again with MSI-X disabled.\n");
764 } else {
765 mthca_err(dev, "NOP command failed to generate interrupt "
766 "(IRQ %d), aborting.\n",
767 dev->pdev->irq);
768 mthca_err(dev, "BIOS or ACPI interrupt routing problem?\n");
769 }
770
771 goto err_cmd_poll;
772 }
773
774 mthca_dbg(dev, "NOP command IRQ test passed\n");
775
776 err = mthca_init_cq_table(dev);
777 if (err) {
778 mthca_err(dev, "Failed to initialize "
779 "completion queue table, aborting.\n");
780 goto err_cmd_poll;
781 }
782
783 err = mthca_init_srq_table(dev);
784 if (err) {
785 mthca_err(dev, "Failed to initialize "
786 "shared receive queue table, aborting.\n");
787 goto err_cq_table_free;
788 }
789
790 err = mthca_init_qp_table(dev);
791 if (err) {
792 mthca_err(dev, "Failed to initialize "
793 "queue pair table, aborting.\n");
794 goto err_srq_table_free;
795 }
796
797 err = mthca_init_av_table(dev);
798 if (err) {
799 mthca_err(dev, "Failed to initialize "
800 "address vector table, aborting.\n");
801 goto err_qp_table_free;
802 }
803
804 err = mthca_init_mcg_table(dev);
805 if (err) {
806 mthca_err(dev, "Failed to initialize "
807 "multicast group table, aborting.\n");
808 goto err_av_table_free;
809 }
810
811 return 0;
812
813 err_av_table_free:
814 mthca_cleanup_av_table(dev);
815
816 err_qp_table_free:
817 mthca_cleanup_qp_table(dev);
818
819 err_srq_table_free:
820 mthca_cleanup_srq_table(dev);
821
822 err_cq_table_free:
823 mthca_cleanup_cq_table(dev);
824
825 err_cmd_poll:
826 mthca_cmd_use_polling(dev);
827
828 err_eq_table_free:
829 mthca_cleanup_eq_table(dev);
830
831 err_pd_free:
832 mthca_pd_free(dev, &dev->driver_pd);
833
834 err_mr_table_free:
835 mthca_cleanup_mr_table(dev);
836
837 err_pd_table_free:
838 mthca_cleanup_pd_table(dev);
839
840 err_kar_unmap:
841 iounmap(dev->kar);
842
843 err_uar_free:
844 mthca_uar_free(dev, &dev->driver_uar);
845
846 err_uar_table_free:
847 mthca_cleanup_uar_table(dev);
848 return err;
849 }
850
mthca_enable_msi_x(struct mthca_dev * mdev)851 static int mthca_enable_msi_x(struct mthca_dev *mdev)
852 {
853 int err;
854
855 err = pci_alloc_irq_vectors(mdev->pdev, 3, 3, PCI_IRQ_MSIX);
856 if (err < 0)
857 return err;
858
859 mdev->eq_table.eq[MTHCA_EQ_COMP ].msi_x_vector =
860 pci_irq_vector(mdev->pdev, 0);
861 mdev->eq_table.eq[MTHCA_EQ_ASYNC].msi_x_vector =
862 pci_irq_vector(mdev->pdev, 1);
863 mdev->eq_table.eq[MTHCA_EQ_CMD ].msi_x_vector =
864 pci_irq_vector(mdev->pdev, 2);
865
866 return 0;
867 }
868
869 /* Types of supported HCA */
870 enum {
871 TAVOR, /* MT23108 */
872 ARBEL_COMPAT, /* MT25208 in Tavor compat mode */
873 ARBEL_NATIVE, /* MT25208 with extended features */
874 SINAI /* MT25204 */
875 };
876
877 #define MTHCA_FW_VER(major, minor, subminor) \
878 (((u64) (major) << 32) | ((u64) (minor) << 16) | (u64) (subminor))
879
880 static struct {
881 u64 latest_fw;
882 u32 flags;
883 } mthca_hca_table[] = {
884 [TAVOR] = { .latest_fw = MTHCA_FW_VER(3, 5, 0),
885 .flags = 0 },
886 [ARBEL_COMPAT] = { .latest_fw = MTHCA_FW_VER(4, 8, 200),
887 .flags = MTHCA_FLAG_PCIE },
888 [ARBEL_NATIVE] = { .latest_fw = MTHCA_FW_VER(5, 3, 0),
889 .flags = MTHCA_FLAG_MEMFREE |
890 MTHCA_FLAG_PCIE },
891 [SINAI] = { .latest_fw = MTHCA_FW_VER(1, 2, 0),
892 .flags = MTHCA_FLAG_MEMFREE |
893 MTHCA_FLAG_PCIE |
894 MTHCA_FLAG_SINAI_OPT }
895 };
896
__mthca_init_one(struct pci_dev * pdev,int hca_type)897 static int __mthca_init_one(struct pci_dev *pdev, int hca_type)
898 {
899 int ddr_hidden = 0;
900 int err;
901 struct mthca_dev *mdev;
902
903 printk(KERN_INFO PFX "Initializing %s\n",
904 pci_name(pdev));
905
906 err = pci_enable_device(pdev);
907 if (err) {
908 dev_err(&pdev->dev, "Cannot enable PCI device, "
909 "aborting.\n");
910 return err;
911 }
912
913 /*
914 * Check for BARs. We expect 0: 1MB, 2: 8MB, 4: DDR (may not
915 * be present)
916 */
917 if (!(pci_resource_flags(pdev, 0) & IORESOURCE_MEM) ||
918 pci_resource_len(pdev, 0) != 1 << 20) {
919 dev_err(&pdev->dev, "Missing DCS, aborting.\n");
920 err = -ENODEV;
921 goto err_disable_pdev;
922 }
923 if (!(pci_resource_flags(pdev, 2) & IORESOURCE_MEM)) {
924 dev_err(&pdev->dev, "Missing UAR, aborting.\n");
925 err = -ENODEV;
926 goto err_disable_pdev;
927 }
928 if (!(pci_resource_flags(pdev, 4) & IORESOURCE_MEM))
929 ddr_hidden = 1;
930
931 err = pci_request_regions(pdev, DRV_NAME);
932 if (err) {
933 dev_err(&pdev->dev, "Cannot obtain PCI resources, "
934 "aborting.\n");
935 goto err_disable_pdev;
936 }
937
938 pci_set_master(pdev);
939
940 err = dma_set_mask_and_coherent(&pdev->dev, DMA_BIT_MASK(64));
941 if (err) {
942 dev_warn(&pdev->dev, "Warning: couldn't set 64-bit PCI DMA mask.\n");
943 err = dma_set_mask_and_coherent(&pdev->dev, DMA_BIT_MASK(32));
944 if (err) {
945 dev_err(&pdev->dev, "Can't set PCI DMA mask, aborting.\n");
946 goto err_free_res;
947 }
948 }
949
950 /* We can handle large RDMA requests, so allow larger segments. */
951 dma_set_max_seg_size(&pdev->dev, 1024 * 1024 * 1024);
952
953 mdev = ib_alloc_device(mthca_dev, ib_dev);
954 if (!mdev) {
955 dev_err(&pdev->dev, "Device struct alloc failed, "
956 "aborting.\n");
957 err = -ENOMEM;
958 goto err_free_res;
959 }
960
961 mdev->pdev = pdev;
962
963 mdev->mthca_flags = mthca_hca_table[hca_type].flags;
964 if (ddr_hidden)
965 mdev->mthca_flags |= MTHCA_FLAG_DDR_HIDDEN;
966
967 /*
968 * Now reset the HCA before we touch the PCI capabilities or
969 * attempt a firmware command, since a boot ROM may have left
970 * the HCA in an undefined state.
971 */
972 err = mthca_reset(mdev);
973 if (err) {
974 mthca_err(mdev, "Failed to reset HCA, aborting.\n");
975 goto err_free_dev;
976 }
977
978 err = mthca_cmd_init(mdev);
979 if (err) {
980 mthca_err(mdev, "Failed to init command interface, aborting.\n");
981 goto err_free_dev;
982 }
983
984 err = mthca_tune_pci(mdev);
985 if (err)
986 goto err_cmd;
987
988 err = mthca_init_hca(mdev);
989 if (err)
990 goto err_cmd;
991
992 if (mdev->fw_ver < mthca_hca_table[hca_type].latest_fw) {
993 mthca_warn(mdev, "HCA FW version %d.%d.%03d is old (%d.%d.%03d is current).\n",
994 (int) (mdev->fw_ver >> 32), (int) (mdev->fw_ver >> 16) & 0xffff,
995 (int) (mdev->fw_ver & 0xffff),
996 (int) (mthca_hca_table[hca_type].latest_fw >> 32),
997 (int) (mthca_hca_table[hca_type].latest_fw >> 16) & 0xffff,
998 (int) (mthca_hca_table[hca_type].latest_fw & 0xffff));
999 mthca_warn(mdev, "If you have problems, try updating your HCA FW.\n");
1000 }
1001
1002 if (msi_x && !mthca_enable_msi_x(mdev))
1003 mdev->mthca_flags |= MTHCA_FLAG_MSI_X;
1004
1005 err = mthca_setup_hca(mdev);
1006 if (err == -EBUSY && (mdev->mthca_flags & MTHCA_FLAG_MSI_X)) {
1007 pci_free_irq_vectors(pdev);
1008 mdev->mthca_flags &= ~MTHCA_FLAG_MSI_X;
1009
1010 err = mthca_setup_hca(mdev);
1011 }
1012
1013 if (err)
1014 goto err_close;
1015
1016 err = mthca_register_device(mdev);
1017 if (err)
1018 goto err_cleanup;
1019
1020 err = mthca_create_agents(mdev);
1021 if (err)
1022 goto err_unregister;
1023
1024 pci_set_drvdata(pdev, mdev);
1025 mdev->hca_type = hca_type;
1026
1027 mdev->active = true;
1028
1029 return 0;
1030
1031 err_unregister:
1032 mthca_unregister_device(mdev);
1033
1034 err_cleanup:
1035 mthca_cleanup_mcg_table(mdev);
1036 mthca_cleanup_av_table(mdev);
1037 mthca_cleanup_qp_table(mdev);
1038 mthca_cleanup_srq_table(mdev);
1039 mthca_cleanup_cq_table(mdev);
1040 mthca_cmd_use_polling(mdev);
1041 mthca_cleanup_eq_table(mdev);
1042
1043 mthca_pd_free(mdev, &mdev->driver_pd);
1044
1045 mthca_cleanup_mr_table(mdev);
1046 mthca_cleanup_pd_table(mdev);
1047 mthca_cleanup_uar_table(mdev);
1048
1049 err_close:
1050 if (mdev->mthca_flags & MTHCA_FLAG_MSI_X)
1051 pci_free_irq_vectors(pdev);
1052
1053 mthca_close_hca(mdev);
1054
1055 err_cmd:
1056 mthca_cmd_cleanup(mdev);
1057
1058 err_free_dev:
1059 ib_dealloc_device(&mdev->ib_dev);
1060
1061 err_free_res:
1062 pci_release_regions(pdev);
1063
1064 err_disable_pdev:
1065 pci_disable_device(pdev);
1066 pci_set_drvdata(pdev, NULL);
1067 return err;
1068 }
1069
__mthca_remove_one(struct pci_dev * pdev)1070 static void __mthca_remove_one(struct pci_dev *pdev)
1071 {
1072 struct mthca_dev *mdev = pci_get_drvdata(pdev);
1073 int p;
1074
1075 if (mdev) {
1076 mthca_free_agents(mdev);
1077 mthca_unregister_device(mdev);
1078
1079 for (p = 1; p <= mdev->limits.num_ports; ++p)
1080 mthca_CLOSE_IB(mdev, p);
1081
1082 mthca_cleanup_mcg_table(mdev);
1083 mthca_cleanup_av_table(mdev);
1084 mthca_cleanup_qp_table(mdev);
1085 mthca_cleanup_srq_table(mdev);
1086 mthca_cleanup_cq_table(mdev);
1087 mthca_cmd_use_polling(mdev);
1088 mthca_cleanup_eq_table(mdev);
1089
1090 mthca_pd_free(mdev, &mdev->driver_pd);
1091
1092 mthca_cleanup_mr_table(mdev);
1093 mthca_cleanup_pd_table(mdev);
1094
1095 iounmap(mdev->kar);
1096 mthca_uar_free(mdev, &mdev->driver_uar);
1097 mthca_cleanup_uar_table(mdev);
1098 mthca_close_hca(mdev);
1099 mthca_cmd_cleanup(mdev);
1100
1101 if (mdev->mthca_flags & MTHCA_FLAG_MSI_X)
1102 pci_free_irq_vectors(pdev);
1103
1104 ib_dealloc_device(&mdev->ib_dev);
1105 pci_release_regions(pdev);
1106 pci_disable_device(pdev);
1107 pci_set_drvdata(pdev, NULL);
1108 }
1109 }
1110
__mthca_restart_one(struct pci_dev * pdev)1111 int __mthca_restart_one(struct pci_dev *pdev)
1112 {
1113 struct mthca_dev *mdev;
1114 int hca_type;
1115
1116 mdev = pci_get_drvdata(pdev);
1117 if (!mdev)
1118 return -ENODEV;
1119 hca_type = mdev->hca_type;
1120 __mthca_remove_one(pdev);
1121 return __mthca_init_one(pdev, hca_type);
1122 }
1123
mthca_init_one(struct pci_dev * pdev,const struct pci_device_id * id)1124 static int mthca_init_one(struct pci_dev *pdev, const struct pci_device_id *id)
1125 {
1126 int ret;
1127
1128 mutex_lock(&mthca_device_mutex);
1129
1130 printk_once(KERN_INFO "%s", mthca_version);
1131
1132 if (id->driver_data >= ARRAY_SIZE(mthca_hca_table)) {
1133 printk(KERN_ERR PFX "%s has invalid driver data %lx\n",
1134 pci_name(pdev), id->driver_data);
1135 mutex_unlock(&mthca_device_mutex);
1136 return -ENODEV;
1137 }
1138
1139 ret = __mthca_init_one(pdev, id->driver_data);
1140
1141 mutex_unlock(&mthca_device_mutex);
1142
1143 return ret;
1144 }
1145
mthca_remove_one(struct pci_dev * pdev)1146 static void mthca_remove_one(struct pci_dev *pdev)
1147 {
1148 mutex_lock(&mthca_device_mutex);
1149 __mthca_remove_one(pdev);
1150 mutex_unlock(&mthca_device_mutex);
1151 }
1152
1153 static const struct pci_device_id mthca_pci_table[] = {
1154 { PCI_DEVICE(PCI_VENDOR_ID_MELLANOX, PCI_DEVICE_ID_MELLANOX_TAVOR),
1155 .driver_data = TAVOR },
1156 { PCI_DEVICE(PCI_VENDOR_ID_TOPSPIN, PCI_DEVICE_ID_MELLANOX_TAVOR),
1157 .driver_data = TAVOR },
1158 { PCI_DEVICE(PCI_VENDOR_ID_MELLANOX, PCI_DEVICE_ID_MELLANOX_ARBEL_COMPAT),
1159 .driver_data = ARBEL_COMPAT },
1160 { PCI_DEVICE(PCI_VENDOR_ID_TOPSPIN, PCI_DEVICE_ID_MELLANOX_ARBEL_COMPAT),
1161 .driver_data = ARBEL_COMPAT },
1162 { PCI_DEVICE(PCI_VENDOR_ID_MELLANOX, PCI_DEVICE_ID_MELLANOX_ARBEL),
1163 .driver_data = ARBEL_NATIVE },
1164 { PCI_DEVICE(PCI_VENDOR_ID_TOPSPIN, PCI_DEVICE_ID_MELLANOX_ARBEL),
1165 .driver_data = ARBEL_NATIVE },
1166 { PCI_DEVICE(PCI_VENDOR_ID_MELLANOX, PCI_DEVICE_ID_MELLANOX_SINAI),
1167 .driver_data = SINAI },
1168 { PCI_DEVICE(PCI_VENDOR_ID_TOPSPIN, PCI_DEVICE_ID_MELLANOX_SINAI),
1169 .driver_data = SINAI },
1170 { PCI_DEVICE(PCI_VENDOR_ID_MELLANOX, PCI_DEVICE_ID_MELLANOX_SINAI_OLD),
1171 .driver_data = SINAI },
1172 { PCI_DEVICE(PCI_VENDOR_ID_TOPSPIN, PCI_DEVICE_ID_MELLANOX_SINAI_OLD),
1173 .driver_data = SINAI },
1174 { 0, }
1175 };
1176
1177 MODULE_DEVICE_TABLE(pci, mthca_pci_table);
1178
1179 static struct pci_driver mthca_driver = {
1180 .name = DRV_NAME,
1181 .id_table = mthca_pci_table,
1182 .probe = mthca_init_one,
1183 .remove = mthca_remove_one,
1184 };
1185
__mthca_check_profile_val(const char * name,int * pval,int pval_default)1186 static void __init __mthca_check_profile_val(const char *name, int *pval,
1187 int pval_default)
1188 {
1189 /* value must be positive and power of 2 */
1190 int old_pval = *pval;
1191
1192 if (old_pval <= 0)
1193 *pval = pval_default;
1194 else
1195 *pval = roundup_pow_of_two(old_pval);
1196
1197 if (old_pval != *pval) {
1198 printk(KERN_WARNING PFX "Invalid value %d for %s in module parameter.\n",
1199 old_pval, name);
1200 printk(KERN_WARNING PFX "Corrected %s to %d.\n", name, *pval);
1201 }
1202 }
1203
1204 #define mthca_check_profile_val(name, default) \
1205 __mthca_check_profile_val(#name, &hca_profile.name, default)
1206
mthca_validate_profile(void)1207 static void __init mthca_validate_profile(void)
1208 {
1209 mthca_check_profile_val(num_qp, MTHCA_DEFAULT_NUM_QP);
1210 mthca_check_profile_val(rdb_per_qp, MTHCA_DEFAULT_RDB_PER_QP);
1211 mthca_check_profile_val(num_cq, MTHCA_DEFAULT_NUM_CQ);
1212 mthca_check_profile_val(num_mcg, MTHCA_DEFAULT_NUM_MCG);
1213 mthca_check_profile_val(num_mpt, MTHCA_DEFAULT_NUM_MPT);
1214 mthca_check_profile_val(num_mtt, MTHCA_DEFAULT_NUM_MTT);
1215 mthca_check_profile_val(num_udav, MTHCA_DEFAULT_NUM_UDAV);
1216 mthca_check_profile_val(fmr_reserved_mtts, MTHCA_DEFAULT_NUM_RESERVED_MTTS);
1217
1218 if (hca_profile.fmr_reserved_mtts >= hca_profile.num_mtt) {
1219 printk(KERN_WARNING PFX "Invalid fmr_reserved_mtts module parameter %d.\n",
1220 hca_profile.fmr_reserved_mtts);
1221 printk(KERN_WARNING PFX "(Must be smaller than num_mtt %d)\n",
1222 hca_profile.num_mtt);
1223 hca_profile.fmr_reserved_mtts = hca_profile.num_mtt / 2;
1224 printk(KERN_WARNING PFX "Corrected fmr_reserved_mtts to %d.\n",
1225 hca_profile.fmr_reserved_mtts);
1226 }
1227
1228 if ((log_mtts_per_seg < 1) || (log_mtts_per_seg > 5)) {
1229 printk(KERN_WARNING PFX "bad log_mtts_per_seg (%d). Using default - %d\n",
1230 log_mtts_per_seg, ilog2(MTHCA_MTT_SEG_SIZE / 8));
1231 log_mtts_per_seg = ilog2(MTHCA_MTT_SEG_SIZE / 8);
1232 }
1233 }
1234
mthca_init(void)1235 static int __init mthca_init(void)
1236 {
1237 int ret;
1238
1239 mthca_validate_profile();
1240
1241 ret = mthca_catas_init();
1242 if (ret)
1243 return ret;
1244
1245 ret = pci_register_driver(&mthca_driver);
1246 if (ret < 0) {
1247 mthca_catas_cleanup();
1248 return ret;
1249 }
1250
1251 return 0;
1252 }
1253
mthca_cleanup(void)1254 static void __exit mthca_cleanup(void)
1255 {
1256 pci_unregister_driver(&mthca_driver);
1257 mthca_catas_cleanup();
1258 }
1259
1260 module_init(mthca_init);
1261 module_exit(mthca_cleanup);
1262
