Home
last modified time | relevance | path

Searched refs:ras (Results 1 – 25 of 84) sorted by relevance

1234

/Linux-v6.6/drivers/gpu/drm/amd/amdgpu/
Damdgpu_mca.c77 struct amdgpu_mca_ras_block *ras; in amdgpu_mca_mp0_ras_sw_init() local
79 if (!adev->mca.mp0.ras) in amdgpu_mca_mp0_ras_sw_init()
82 ras = adev->mca.mp0.ras; in amdgpu_mca_mp0_ras_sw_init()
84 err = amdgpu_ras_register_ras_block(adev, &ras->ras_block); in amdgpu_mca_mp0_ras_sw_init()
90 strcpy(ras->ras_block.ras_comm.name, "mca.mp0"); in amdgpu_mca_mp0_ras_sw_init()
91 ras->ras_block.ras_comm.block = AMDGPU_RAS_BLOCK__MCA; in amdgpu_mca_mp0_ras_sw_init()
92 ras->ras_block.ras_comm.type = AMDGPU_RAS_ERROR__MULTI_UNCORRECTABLE; in amdgpu_mca_mp0_ras_sw_init()
93 adev->mca.mp0.ras_if = &ras->ras_block.ras_comm; in amdgpu_mca_mp0_ras_sw_init()
101 struct amdgpu_mca_ras_block *ras; in amdgpu_mca_mp1_ras_sw_init() local
103 if (!adev->mca.mp1.ras) in amdgpu_mca_mp1_ras_sw_init()
[all …]
Damdgpu_umc.c91 if (adev->umc.ras && adev->umc.ras->ras_block.hw_ops && in amdgpu_umc_do_page_retirement()
92 adev->umc.ras->ras_block.hw_ops->query_ras_error_count) in amdgpu_umc_do_page_retirement()
93 adev->umc.ras->ras_block.hw_ops->query_ras_error_count(adev, ras_error_status); in amdgpu_umc_do_page_retirement()
95 if (adev->umc.ras && adev->umc.ras->ras_block.hw_ops && in amdgpu_umc_do_page_retirement()
96 adev->umc.ras->ras_block.hw_ops->query_ras_error_address && in amdgpu_umc_do_page_retirement()
112 adev->umc.ras->ras_block.hw_ops->query_ras_error_address(adev, ras_error_status); in amdgpu_umc_do_page_retirement()
115 if (adev->umc.ras && in amdgpu_umc_do_page_retirement()
116 adev->umc.ras->ecc_info_query_ras_error_count) in amdgpu_umc_do_page_retirement()
117 adev->umc.ras->ecc_info_query_ras_error_count(adev, ras_error_status); in amdgpu_umc_do_page_retirement()
119 if (adev->umc.ras && in amdgpu_umc_do_page_retirement()
[all …]
Damdgpu_hdp.c29 struct amdgpu_hdp_ras *ras; in amdgpu_hdp_ras_sw_init() local
31 if (!adev->hdp.ras) in amdgpu_hdp_ras_sw_init()
34 ras = adev->hdp.ras; in amdgpu_hdp_ras_sw_init()
35 err = amdgpu_ras_register_ras_block(adev, &ras->ras_block); in amdgpu_hdp_ras_sw_init()
41 strcpy(ras->ras_block.ras_comm.name, "hdp"); in amdgpu_hdp_ras_sw_init()
42 ras->ras_block.ras_comm.block = AMDGPU_RAS_BLOCK__HDP; in amdgpu_hdp_ras_sw_init()
43 ras->ras_block.ras_comm.type = AMDGPU_RAS_ERROR__MULTI_UNCORRECTABLE; in amdgpu_hdp_ras_sw_init()
44 adev->hdp.ras_if = &ras->ras_block.ras_comm; in amdgpu_hdp_ras_sw_init()
Damdgpu_mmhub.c27 struct amdgpu_mmhub_ras *ras; in amdgpu_mmhub_ras_sw_init() local
29 if (!adev->mmhub.ras) in amdgpu_mmhub_ras_sw_init()
32 ras = adev->mmhub.ras; in amdgpu_mmhub_ras_sw_init()
33 err = amdgpu_ras_register_ras_block(adev, &ras->ras_block); in amdgpu_mmhub_ras_sw_init()
39 strcpy(ras->ras_block.ras_comm.name, "mmhub"); in amdgpu_mmhub_ras_sw_init()
40 ras->ras_block.ras_comm.block = AMDGPU_RAS_BLOCK__MMHUB; in amdgpu_mmhub_ras_sw_init()
41 ras->ras_block.ras_comm.type = AMDGPU_RAS_ERROR__MULTI_UNCORRECTABLE; in amdgpu_mmhub_ras_sw_init()
42 adev->mmhub.ras_if = &ras->ras_block.ras_comm; in amdgpu_mmhub_ras_sw_init()
Damdgpu_nbio.c28 struct amdgpu_nbio_ras *ras; in amdgpu_nbio_ras_sw_init() local
30 if (!adev->nbio.ras) in amdgpu_nbio_ras_sw_init()
33 ras = adev->nbio.ras; in amdgpu_nbio_ras_sw_init()
34 err = amdgpu_ras_register_ras_block(adev, &ras->ras_block); in amdgpu_nbio_ras_sw_init()
40 strcpy(ras->ras_block.ras_comm.name, "pcie_bif"); in amdgpu_nbio_ras_sw_init()
41 ras->ras_block.ras_comm.block = AMDGPU_RAS_BLOCK__PCIE_BIF; in amdgpu_nbio_ras_sw_init()
42 ras->ras_block.ras_comm.type = AMDGPU_RAS_ERROR__MULTI_UNCORRECTABLE; in amdgpu_nbio_ras_sw_init()
43 adev->nbio.ras_if = &ras->ras_block.ras_comm; in amdgpu_nbio_ras_sw_init()
Damdgpu_sdma.c316 struct amdgpu_sdma_ras *ras = NULL; in amdgpu_sdma_ras_sw_init() local
321 if (!adev->sdma.ras) in amdgpu_sdma_ras_sw_init()
324 ras = adev->sdma.ras; in amdgpu_sdma_ras_sw_init()
326 err = amdgpu_ras_register_ras_block(adev, &ras->ras_block); in amdgpu_sdma_ras_sw_init()
332 strcpy(ras->ras_block.ras_comm.name, "sdma"); in amdgpu_sdma_ras_sw_init()
333 ras->ras_block.ras_comm.block = AMDGPU_RAS_BLOCK__SDMA; in amdgpu_sdma_ras_sw_init()
334 ras->ras_block.ras_comm.type = AMDGPU_RAS_ERROR__MULTI_UNCORRECTABLE; in amdgpu_sdma_ras_sw_init()
335 adev->sdma.ras_if = &ras->ras_block.ras_comm; in amdgpu_sdma_ras_sw_init()
338 if (!ras->ras_block.ras_late_init) in amdgpu_sdma_ras_sw_init()
339 ras->ras_block.ras_late_init = amdgpu_sdma_ras_late_init; in amdgpu_sdma_ras_sw_init()
[all …]
Damdgpu_jpeg.c277 struct amdgpu_jpeg_ras *ras; in amdgpu_jpeg_ras_sw_init() local
279 if (!adev->jpeg.ras) in amdgpu_jpeg_ras_sw_init()
282 ras = adev->jpeg.ras; in amdgpu_jpeg_ras_sw_init()
283 err = amdgpu_ras_register_ras_block(adev, &ras->ras_block); in amdgpu_jpeg_ras_sw_init()
289 strcpy(ras->ras_block.ras_comm.name, "jpeg"); in amdgpu_jpeg_ras_sw_init()
290 ras->ras_block.ras_comm.block = AMDGPU_RAS_BLOCK__JPEG; in amdgpu_jpeg_ras_sw_init()
291 ras->ras_block.ras_comm.type = AMDGPU_RAS_ERROR__POISON; in amdgpu_jpeg_ras_sw_init()
292 adev->jpeg.ras_if = &ras->ras_block.ras_comm; in amdgpu_jpeg_ras_sw_init()
294 if (!ras->ras_block.ras_late_init) in amdgpu_jpeg_ras_sw_init()
295 ras->ras_block.ras_late_init = amdgpu_jpeg_ras_late_init; in amdgpu_jpeg_ras_sw_init()
Damdgpu_ras.c987 struct amdgpu_ras *ras = amdgpu_ras_get_context(adev); in amdgpu_ras_get_ecc_info() local
994 ret = amdgpu_dpm_get_ecc_info(adev, (void *)&(ras->umc_ecc)); in amdgpu_ras_get_ecc_info()
996 if (adev->umc.ras && adev->umc.ras->ras_block.hw_ops && in amdgpu_ras_get_ecc_info()
997 adev->umc.ras->ras_block.hw_ops->query_ras_error_count) in amdgpu_ras_get_ecc_info()
998 adev->umc.ras->ras_block.hw_ops->query_ras_error_count(adev, err_data); in amdgpu_ras_get_ecc_info()
1003 if (adev->umc.ras && adev->umc.ras->ras_block.hw_ops && in amdgpu_ras_get_ecc_info()
1004 adev->umc.ras->ras_block.hw_ops->query_ras_error_address) in amdgpu_ras_get_ecc_info()
1005 adev->umc.ras->ras_block.hw_ops->query_ras_error_address(adev, err_data); in amdgpu_ras_get_ecc_info()
1007 if (adev->umc.ras && in amdgpu_ras_get_ecc_info()
1008 adev->umc.ras->ecc_info_query_ras_error_count) in amdgpu_ras_get_ecc_info()
[all …]
Damdgpu_ras_eeprom.c420 if (adev->umc.ras && in amdgpu_ras_eeprom_reset_table()
421 adev->umc.ras->set_eeprom_table_version) in amdgpu_ras_eeprom_reset_table()
422 adev->umc.ras->set_eeprom_table_version(hdr); in amdgpu_ras_eeprom_reset_table()
714 struct amdgpu_ras *ras = amdgpu_ras_get_context(adev); in amdgpu_ras_eeprom_update_header() local
722 control->ras_num_recs >= ras->bad_page_cnt_threshold) { in amdgpu_ras_eeprom_update_header()
725 control->ras_num_recs, ras->bad_page_cnt_threshold); in amdgpu_ras_eeprom_update_header()
774 control->ras_num_recs < ras->bad_page_cnt_threshold) in amdgpu_ras_eeprom_update_header()
775 control->tbl_rai.health_percent = ((ras->bad_page_cnt_threshold - in amdgpu_ras_eeprom_update_header()
777 ras->bad_page_cnt_threshold; in amdgpu_ras_eeprom_update_header()
997 struct amdgpu_ras *ras = amdgpu_ras_get_context(adev); in amdgpu_ras_debugfs_eeprom_size_read() local
[all …]
Dumc_v6_7.c101 struct amdgpu_ras *ras = amdgpu_ras_get_context(adev); in umc_v6_7_ecc_info_query_correctable_error_count() local
109 mc_umc_status = ras->umc_ecc.ecc[eccinfo_table_idx].mca_umc_status; in umc_v6_7_ecc_info_query_correctable_error_count()
116 if (ras->umc_ecc.record_ce_addr_supported) { in umc_v6_7_ecc_info_query_correctable_error_count()
121 err_addr = ras->umc_ecc.ecc[eccinfo_table_idx].mca_ceumc_addr; in umc_v6_7_ecc_info_query_correctable_error_count()
143 struct amdgpu_ras *ras = amdgpu_ras_get_context(adev); in umc_v6_7_ecc_info_querry_uncorrectable_error_count() local
150 mc_umc_status = ras->umc_ecc.ecc[eccinfo_table_idx].mca_umc_status; in umc_v6_7_ecc_info_querry_uncorrectable_error_count()
228 struct amdgpu_ras *ras = amdgpu_ras_get_context(adev); in umc_v6_7_ecc_info_query_error_address() local
232 mc_umc_status = ras->umc_ecc.ecc[eccinfo_table_idx].mca_umc_status; in umc_v6_7_ecc_info_query_error_address()
244 err_addr = ras->umc_ecc.ecc[eccinfo_table_idx].mca_umc_addr; in umc_v6_7_ecc_info_query_error_address()
Dumc_v8_10.c341 struct amdgpu_ras *ras = amdgpu_ras_get_context(adev); in umc_v8_10_ecc_info_query_correctable_error_count() local
349 mc_umc_status = ras->umc_ecc.ecc[eccinfo_table_idx].mca_umc_status; in umc_v8_10_ecc_info_query_correctable_error_count()
362 struct amdgpu_ras *ras = amdgpu_ras_get_context(adev); in umc_v8_10_ecc_info_query_uncorrectable_error_count() local
370 mc_umc_status = ras->umc_ecc.ecc[eccinfo_table_idx].mca_umc_status; in umc_v8_10_ecc_info_query_uncorrectable_error_count()
410 struct amdgpu_ras *ras = amdgpu_ras_get_context(adev); in umc_v8_10_ecc_info_query_error_address() local
417 mc_umc_status = ras->umc_ecc.ecc[eccinfo_table_idx].mca_umc_status; in umc_v8_10_ecc_info_query_error_address()
430 err_addr = ras->umc_ecc.ecc[eccinfo_table_idx].mca_umc_addr; in umc_v8_10_ecc_info_query_error_address()
Dumc_v8_7.c56 struct amdgpu_ras *ras = amdgpu_ras_get_context(adev); in umc_v8_7_ecc_info_query_correctable_error_count() local
63 mc_umc_status = ras->umc_ecc.ecc[eccinfo_table_idx].mca_umc_status; in umc_v8_7_ecc_info_query_correctable_error_count()
75 struct amdgpu_ras *ras = amdgpu_ras_get_context(adev); in umc_v8_7_ecc_info_querry_uncorrectable_error_count() local
80 mc_umc_status = ras->umc_ecc.ecc[eccinfo_table_idx].mca_umc_status; in umc_v8_7_ecc_info_querry_uncorrectable_error_count()
137 struct amdgpu_ras *ras = amdgpu_ras_get_context(adev); in umc_v8_7_ecc_info_query_error_address() local
140 mc_umc_status = ras->umc_ecc.ecc[eccinfo_table_idx].mca_umc_status; in umc_v8_7_ecc_info_query_error_address()
152 err_addr = ras->umc_ecc.ecc[eccinfo_table_idx].mca_umc_addr; in umc_v8_7_ecc_info_query_error_address()
Damdgpu_gfx.c812 struct amdgpu_gfx_ras *ras = NULL; in amdgpu_gfx_ras_sw_init() local
817 if (!adev->gfx.ras) in amdgpu_gfx_ras_sw_init()
820 ras = adev->gfx.ras; in amdgpu_gfx_ras_sw_init()
822 err = amdgpu_ras_register_ras_block(adev, &ras->ras_block); in amdgpu_gfx_ras_sw_init()
828 strcpy(ras->ras_block.ras_comm.name, "gfx"); in amdgpu_gfx_ras_sw_init()
829 ras->ras_block.ras_comm.block = AMDGPU_RAS_BLOCK__GFX; in amdgpu_gfx_ras_sw_init()
830 ras->ras_block.ras_comm.type = AMDGPU_RAS_ERROR__MULTI_UNCORRECTABLE; in amdgpu_gfx_ras_sw_init()
831 adev->gfx.ras_if = &ras->ras_block.ras_comm; in amdgpu_gfx_ras_sw_init()
834 if (!ras->ras_block.ras_late_init) in amdgpu_gfx_ras_sw_init()
835 ras->ras_block.ras_late_init = amdgpu_gfx_ras_late_init; in amdgpu_gfx_ras_sw_init()
[all …]
Damdgpu_xgmi.c891 adev->gmc.xgmi.ras->ras_block.hw_ops->reset_ras_error_count(adev); in amdgpu_xgmi_ras_late_init()
1057 adev->gmc.xgmi.ras->ras_block.hw_ops->reset_ras_error_count(adev); in amdgpu_xgmi_query_ras_error_count()
1107 struct amdgpu_xgmi_ras *ras; in amdgpu_xgmi_ras_sw_init() local
1109 if (!adev->gmc.xgmi.ras) in amdgpu_xgmi_ras_sw_init()
1112 ras = adev->gmc.xgmi.ras; in amdgpu_xgmi_ras_sw_init()
1113 err = amdgpu_ras_register_ras_block(adev, &ras->ras_block); in amdgpu_xgmi_ras_sw_init()
1119 strcpy(ras->ras_block.ras_comm.name, "xgmi_wafl"); in amdgpu_xgmi_ras_sw_init()
1120 ras->ras_block.ras_comm.block = AMDGPU_RAS_BLOCK__XGMI_WAFL; in amdgpu_xgmi_ras_sw_init()
1121 ras->ras_block.ras_comm.type = AMDGPU_RAS_ERROR__MULTI_UNCORRECTABLE; in amdgpu_xgmi_ras_sw_init()
1122 adev->gmc.xgmi.ras_if = &ras->ras_block.ras_comm; in amdgpu_xgmi_ras_sw_init()
Dgmc_v9_0.c1468 adev->umc.ras = &umc_v6_1_ras; in gmc_v9_0_set_umc_funcs()
1477 adev->umc.ras = &umc_v6_1_ras; in gmc_v9_0_set_umc_funcs()
1487 adev->umc.ras = &umc_v6_7_ras; in gmc_v9_0_set_umc_funcs()
1520 adev->mmhub.ras = &mmhub_v1_0_ras; in gmc_v9_0_set_mmhub_ras_funcs()
1523 adev->mmhub.ras = &mmhub_v9_4_ras; in gmc_v9_0_set_mmhub_ras_funcs()
1526 adev->mmhub.ras = &mmhub_v1_7_ras; in gmc_v9_0_set_mmhub_ras_funcs()
1529 adev->mmhub.ras = &mmhub_v1_8_ras; in gmc_v9_0_set_mmhub_ras_funcs()
1547 adev->hdp.ras = &hdp_v4_0_ras; in gmc_v9_0_set_hdp_ras_funcs()
1558 mca->mp0.ras = &mca_v3_0_mp0_ras; in gmc_v9_0_set_mca_ras_funcs()
1559 mca->mp1.ras = &mca_v3_0_mp1_ras; in gmc_v9_0_set_mca_ras_funcs()
[all …]
Dgfx_v11_0_3.c94 struct amdgpu_ras *ras = amdgpu_ras_get_context(adev); in gfx_v11_0_3_poison_consumption_handler() local
96 ras->gpu_reset_flags |= AMDGPU_RAS_GPU_RESET_MODE2_RESET; in gfx_v11_0_3_poison_consumption_handler()
Damdgpu_vcn.c1220 struct amdgpu_vcn_ras *ras; in amdgpu_vcn_ras_sw_init() local
1222 if (!adev->vcn.ras) in amdgpu_vcn_ras_sw_init()
1225 ras = adev->vcn.ras; in amdgpu_vcn_ras_sw_init()
1226 err = amdgpu_ras_register_ras_block(adev, &ras->ras_block); in amdgpu_vcn_ras_sw_init()
1232 strcpy(ras->ras_block.ras_comm.name, "vcn"); in amdgpu_vcn_ras_sw_init()
1233 ras->ras_block.ras_comm.block = AMDGPU_RAS_BLOCK__VCN; in amdgpu_vcn_ras_sw_init()
1234 ras->ras_block.ras_comm.type = AMDGPU_RAS_ERROR__POISON; in amdgpu_vcn_ras_sw_init()
1235 adev->vcn.ras_if = &ras->ras_block.ras_comm; in amdgpu_vcn_ras_sw_init()
1237 if (!ras->ras_block.ras_late_init) in amdgpu_vcn_ras_sw_init()
1238 ras->ras_block.ras_late_init = amdgpu_vcn_ras_late_init; in amdgpu_vcn_ras_sw_init()
Dsoc15.c483 struct amdgpu_ras *ras = amdgpu_ras_get_context(adev); in soc15_asic_baco_reset() local
487 if (ras && adev->ras_enabled) in soc15_asic_baco_reset()
495 if (ras && adev->ras_enabled) in soc15_asic_baco_reset()
506 struct amdgpu_ras *ras = amdgpu_ras_get_context(adev); in soc15_asic_reset_method() local
540 if (ras && adev->ras_enabled && in soc15_asic_reset_method()
1275 if (adev->nbio.ras && in soc15_common_hw_fini()
1276 adev->nbio.ras->init_ras_controller_interrupt) in soc15_common_hw_fini()
1278 if (adev->nbio.ras && in soc15_common_hw_fini()
1279 adev->nbio.ras->init_ras_err_event_athub_interrupt) in soc15_common_hw_fini()
/Linux-v6.6/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
Dvega20_baco.c76 struct amdgpu_ras *ras = amdgpu_ras_get_context(adev); in vega20_baco_set_state() local
87 if (!ras || !adev->ras_enabled) { in vega20_baco_set_state()
/Linux-v6.6/drivers/edac/
Di5000_edac.c471 int ras, cas; in i5000_process_fatal_error_info() local
484 ras = NREC_RAS(info->nrecmemb); in i5000_process_fatal_error_info()
489 rdwr ? "Write" : "Read", ras, cas); in i5000_process_fatal_error_info()
525 bank, ras, cas, allErrors, specific); in i5000_process_fatal_error_info()
556 int ras, cas; in i5000_process_nonfatal_error_info() local
579 ras = NREC_RAS(info->nrecmemb); in i5000_process_nonfatal_error_info()
584 rdwr ? "Write" : "Read", ras, cas); in i5000_process_nonfatal_error_info()
624 rank, bank, ras, cas, ue_errors, specific); in i5000_process_nonfatal_error_info()
651 ras = REC_RAS(info->recmemb); in i5000_process_nonfatal_error_info()
656 rdwr ? "Write" : "Read", ras, cas); in i5000_process_nonfatal_error_info()
[all …]
Di5100_edac.c433 unsigned ras, in i5100_handle_ce() argument
441 bank, cas, ras); in i5100_handle_ce()
455 unsigned ras, in i5100_handle_ue() argument
463 bank, cas, ras); in i5100_handle_ue()
483 unsigned ras; in i5100_read_log() local
503 ras = i5100_recmemb_ras(dw2); in i5100_read_log()
512 i5100_handle_ce(mci, chan, bank, rank, syndrome, cas, ras, msg); in i5100_read_log()
525 ras = i5100_nrecmemb_ras(dw2); in i5100_read_log()
534 i5100_handle_ue(mci, chan, bank, rank, syndrome, cas, ras, msg); in i5100_read_log()
Di5400_edac.c523 int ras, cas; in i5400_proccess_non_recoverable_info() local
549 ras = nrec_ras(info); in i5400_proccess_non_recoverable_info()
554 buf_id, rdwr_str(rdwr), ras, cas); in i5400_proccess_non_recoverable_info()
562 bank, buf_id, ras, cas, allErrors, error_name[errnum]); in i5400_proccess_non_recoverable_info()
587 int ras, cas; in i5400_process_nonfatal_error_info() local
619 ras = rec_ras(info); in i5400_process_nonfatal_error_info()
627 rdwr_str(rdwr), ras, cas); in i5400_process_nonfatal_error_info()
633 branch >> 1, bank, rdwr_str(rdwr), ras, cas, in i5400_process_nonfatal_error_info()
/Linux-v6.6/net/netfilter/
Dnf_conntrack_h323_main.c1625 unsigned char **data, RasMessage *ras) in process_ras() argument
1627 switch (ras->choice) { in process_ras()
1630 &ras->gatekeeperRequest); in process_ras()
1633 &ras->gatekeeperConfirm); in process_ras()
1636 &ras->registrationRequest); in process_ras()
1639 &ras->registrationConfirm); in process_ras()
1642 &ras->unregistrationRequest); in process_ras()
1645 &ras->admissionRequest); in process_ras()
1648 &ras->admissionConfirm); in process_ras()
1651 &ras->locationRequest); in process_ras()
[all …]
/Linux-v6.6/drivers/cxl/core/
Dpci.c655 if (!cxlds->regs.ras) in cxl_cor_error_detected()
658 addr = cxlds->regs.ras + CXL_RAS_CORRECTABLE_STATUS_OFFSET; in cxl_cor_error_detected()
674 addr = cxlds->regs.ras + CXL_RAS_HEADER_LOG_OFFSET; in header_log_copy()
695 if (!cxlds->regs.ras) in cxl_report_and_clear()
698 addr = cxlds->regs.ras + CXL_RAS_UNCORRECTABLE_STATUS_OFFSET; in cxl_report_and_clear()
706 cxlds->regs.ras + CXL_RAS_CAP_CONTROL_OFFSET; in cxl_report_and_clear()
/Linux-v6.6/drivers/ras/
DMakefile2 obj-$(CONFIG_RAS) += ras.o

1234