Home
last modified time | relevance | path

Searched refs:GATE_PERI0 (Results 1 – 6 of 6) sorted by relevance

/Linux-v6.1/drivers/clk/mediatek/
Dclk-mt8135.c441 #define GATE_PERI0(_id, _name, _parent, _shift) { \ macro
461 GATE_PERI0(CLK_PERI_I2C5, "i2c5_ck", "axi_sel", 31),
462 GATE_PERI0(CLK_PERI_I2C4, "i2c4_ck", "axi_sel", 30),
463 GATE_PERI0(CLK_PERI_I2C3, "i2c3_ck", "axi_sel", 29),
464 GATE_PERI0(CLK_PERI_I2C2, "i2c2_ck", "axi_sel", 28),
465 GATE_PERI0(CLK_PERI_I2C1, "i2c1_ck", "axi_sel", 27),
466 GATE_PERI0(CLK_PERI_I2C0, "i2c0_ck", "axi_sel", 26),
467 GATE_PERI0(CLK_PERI_UART3, "uart3_ck", "axi_sel", 25),
468 GATE_PERI0(CLK_PERI_UART2, "uart2_ck", "axi_sel", 24),
469 GATE_PERI0(CLK_PERI_UART1, "uart1_ck", "axi_sel", 23),
[all …]
Dclk-mt2701.c825 #define GATE_PERI0(_id, _name, _parent, _shift) { \ macro
844 GATE_PERI0(CLK_PERI_USB0_MCU, "usb0_mcu_ck", "axi_sel", 31),
845 GATE_PERI0(CLK_PERI_ETH, "eth_ck", "clk26m", 30),
846 GATE_PERI0(CLK_PERI_SPI0, "spi0_ck", "spi0_sel", 29),
847 GATE_PERI0(CLK_PERI_AUXADC, "auxadc_ck", "clk26m", 28),
848 GATE_PERI0(CLK_PERI_I2C3, "i2c3_ck", "clk26m", 27),
849 GATE_PERI0(CLK_PERI_I2C2, "i2c2_ck", "axi_sel", 26),
850 GATE_PERI0(CLK_PERI_I2C1, "i2c1_ck", "axi_sel", 25),
851 GATE_PERI0(CLK_PERI_I2C0, "i2c0_ck", "axi_sel", 24),
852 GATE_PERI0(CLK_PERI_BTIF, "bitif_ck", "axi_sel", 23),
[all …]
Dclk-mt7622.c89 #define GATE_PERI0(_id, _name, _parent, _shift) { \ macro
476 GATE_PERI0(CLK_PERI_THERM_PD, "peri_therm_pd", "axi_sel", 1),
477 GATE_PERI0(CLK_PERI_PWM1_PD, "peri_pwm1_pd", "clkxtal", 2),
478 GATE_PERI0(CLK_PERI_PWM2_PD, "peri_pwm2_pd", "clkxtal", 3),
479 GATE_PERI0(CLK_PERI_PWM3_PD, "peri_pwm3_pd", "clkxtal", 4),
480 GATE_PERI0(CLK_PERI_PWM4_PD, "peri_pwm4_pd", "clkxtal", 5),
481 GATE_PERI0(CLK_PERI_PWM5_PD, "peri_pwm5_pd", "clkxtal", 6),
482 GATE_PERI0(CLK_PERI_PWM6_PD, "peri_pwm6_pd", "clkxtal", 7),
483 GATE_PERI0(CLK_PERI_PWM7_PD, "peri_pwm7_pd", "clkxtal", 8),
484 GATE_PERI0(CLK_PERI_PWM_PD, "peri_pwm_pd", "clkxtal", 9),
[all …]
Dclk-mt7629.c71 #define GATE_PERI0(_id, _name, _parent, _shift) { \ macro
456 GATE_PERI0(CLK_PERI_PWM1_PD, "peri_pwm1_pd", "pwm_qtr_26m", 2),
457 GATE_PERI0(CLK_PERI_PWM2_PD, "peri_pwm2_pd", "pwm_qtr_26m", 3),
458 GATE_PERI0(CLK_PERI_PWM3_PD, "peri_pwm3_pd", "pwm_qtr_26m", 4),
459 GATE_PERI0(CLK_PERI_PWM4_PD, "peri_pwm4_pd", "pwm_qtr_26m", 5),
460 GATE_PERI0(CLK_PERI_PWM5_PD, "peri_pwm5_pd", "pwm_qtr_26m", 6),
461 GATE_PERI0(CLK_PERI_PWM6_PD, "peri_pwm6_pd", "pwm_qtr_26m", 7),
462 GATE_PERI0(CLK_PERI_PWM7_PD, "peri_pwm7_pd", "pwm_qtr_26m", 8),
463 GATE_PERI0(CLK_PERI_PWM_PD, "peri_pwm_pd", "pwm_qtr_26m", 9),
464 GATE_PERI0(CLK_PERI_AP_DMA_PD, "peri_ap_dma_pd", "faxi", 12),
[all …]
Dclk-mt8173.c662 #define GATE_PERI0(_id, _name, _parent, _shift) { \ macro
682 GATE_PERI0(CLK_PERI_NFI, "peri_nfi", "axi_sel", 0),
683 GATE_PERI0(CLK_PERI_THERM, "peri_therm", "axi_sel", 1),
684 GATE_PERI0(CLK_PERI_PWM1, "peri_pwm1", "axi_sel", 2),
685 GATE_PERI0(CLK_PERI_PWM2, "peri_pwm2", "axi_sel", 3),
686 GATE_PERI0(CLK_PERI_PWM3, "peri_pwm3", "axi_sel", 4),
687 GATE_PERI0(CLK_PERI_PWM4, "peri_pwm4", "axi_sel", 5),
688 GATE_PERI0(CLK_PERI_PWM5, "peri_pwm5", "axi_sel", 6),
689 GATE_PERI0(CLK_PERI_PWM6, "peri_pwm6", "axi_sel", 7),
690 GATE_PERI0(CLK_PERI_PWM7, "peri_pwm7", "axi_sel", 8),
[all …]
Dclk-mt2712.c1038 #define GATE_PERI0(_id, _name, _parent, _shift) { \ macro
1067 GATE_PERI0(CLK_PERI_NFI, "per_nfi",
1069 GATE_PERI0(CLK_PERI_THERM, "per_therm",
1071 GATE_PERI0(CLK_PERI_PWM0, "per_pwm0",
1073 GATE_PERI0(CLK_PERI_PWM1, "per_pwm1",
1075 GATE_PERI0(CLK_PERI_PWM2, "per_pwm2",
1077 GATE_PERI0(CLK_PERI_PWM3, "per_pwm3",
1079 GATE_PERI0(CLK_PERI_PWM4, "per_pwm4",
1081 GATE_PERI0(CLK_PERI_PWM5, "per_pwm5",
1083 GATE_PERI0(CLK_PERI_PWM6, "per_pwm6",
[all …]