Searched refs:CLK_TOP_SCP_SEL (Results 1 – 17 of 17) sorted by relevance
| /Linux-v6.1/include/dt-bindings/clock/ |
| D | mt7629-clk.h | 102 #define CLK_TOP_SCP_SEL 92 macro
|
| D | mt7622-clk.h | 87 #define CLK_TOP_SCP_SEL 75 macro
|
| D | mediatek,mt6795-clk.h | 111 #define CLK_TOP_SCP_SEL 100 macro
|
| D | mt6765-clk.h | 134 #define CLK_TOP_SCP_SEL 99 macro
|
| D | mt8173-clk.h | 113 #define CLK_TOP_SCP_SEL 103 macro
|
| D | mediatek,mt8365-clk.h | 74 #define CLK_TOP_SCP_SEL 64 macro
|
| D | mt2701-clk.h | 105 #define CLK_TOP_SCP_SEL 94 macro
|
| D | mt8192-clk.h | 14 #define CLK_TOP_SCP_SEL 2 macro
|
| /Linux-v6.1/drivers/clk/mediatek/ |
| D | clk-mt6795-topckgen.c | 483 TOP_MUX_GATE(CLK_TOP_SCP_SEL, "scp_sel", scp_parents, 0x90, 8, 3, 15, 0),
|
| D | clk-mt7629.c | 530 MUX_GATE(CLK_TOP_SCP_SEL, "scp_sel", scp_parents,
|
| D | clk-mt7622.c | 562 MUX_GATE(CLK_TOP_SCP_SEL, "scp_sel", ddrphycfg_parents,
|
| D | clk-mt2701.c | 527 MUX_GATE(CLK_TOP_SCP_SEL, "scp_sel", scp_parents,
|
| D | clk-mt6765.c | 377 MUX_GATE_CLR_SET_UPD(CLK_TOP_SCP_SEL, "scp_sel", scp_parents, CLK_CFG_0,
|
| D | clk-mt8173.c | 569 MUX_GATE(CLK_TOP_SCP_SEL, "scp_sel", scp_parents, 0x0090, 8, 3, 15),
|
| D | clk-mt8192.c | 560 MUX_GATE_CLR_SET_UPD(CLK_TOP_SCP_SEL, "scp_sel",
|
| D | clk-mt8365.c | 425 MUX_GATE_CLR_SET_UPD(CLK_TOP_SCP_SEL, "scp_sel", scp_parents, 0x040,
|
| /Linux-v6.1/arch/arm64/boot/dts/mediatek/ |
| D | mt8173.dtsi | 563 clocks = <&topckgen CLK_TOP_SCP_SEL>;
|
