Home
last modified time | relevance | path

Searched refs:RING_CTX_TIMESTAMP (Results 1 – 6 of 6) sorted by relevance

/Linux-v5.15/drivers/gpu/drm/i915/gt/
Dselftest_engine_pm.c95 cs = emit_srm(cs, RING_CTX_TIMESTAMP(engine->mmio_base), offset + 4004); in __measure_timestamps()
101 cs = emit_srm(cs, RING_CTX_TIMESTAMP(engine->mmio_base), offset + 4012); in __measure_timestamps()
Dintel_workarounds.c1445 RING_CTX_TIMESTAMP(engine->mmio_base), in cml_whitelist_build()
1491 RING_CTX_TIMESTAMP(engine->mmio_base), in icl_whitelist_build()
1497 RING_CTX_TIMESTAMP(engine->mmio_base), in icl_whitelist_build()
1531 RING_CTX_TIMESTAMP(engine->mmio_base), in tgl_whitelist_build()
Dintel_lrc.c1027 *cs++ = i915_mmio_reg_offset(RING_CTX_TIMESTAMP(0)); in gen12_emit_timestamp_wa()
1033 *cs++ = i915_mmio_reg_offset(RING_CTX_TIMESTAMP(0)); in gen12_emit_timestamp_wa()
Dselftest_lrc.c310 i915_mmio_reg_offset(RING_CTX_TIMESTAMP(engine->mmio_base)), in live_lrc_fixed()
730 *cs++ = i915_mmio_reg_offset(RING_CTX_TIMESTAMP(rq->engine->mmio_base)); in create_timestamp()
/Linux-v5.15/drivers/gpu/drm/i915/
Di915_cmd_parser.c676 REG32_IDX(RING_CTX_TIMESTAMP, BLT_RING_BASE),
Di915_reg.h2741 #define RING_CTX_TIMESTAMP(base) _MMIO((base) + 0x3a8) /* gen8+ */ macro