Home
last modified time | relevance | path

Searched refs:plla (Results 1 – 24 of 24) sorted by relevance

/Linux-v4.19/Documentation/devicetree/bindings/clock/
Drenesas,r8a7778-cpg-clocks.txt14 "plla", "pllb", "b", "out", "p", "s", and "s1".
33 clock-output-names = "plla", "pllb", "b",
Drenesas,r8a7779-cpg-clocks.txt15 - clock-output-names: The names of the clocks. Supported clocks are "plla",
35 clock-output-names = "plla", "z", "zs", "s", "s1", "p",
Dvt8500.txt59 plla: plla {
Dat91-clock.txt56 at91 plla divisor
238 e.g. "<&ck32k>, <&main>, <&plla>, <&pllb>".
315 plla: pllack {
336 - clocks : shall be the plla clock phandle.
344 clocks = <&plla>;
351 e.g. clocks = <&clk32k>, <&main>, <&plla>, <&pllb>;
/Linux-v4.19/arch/arm/boot/dts/
Dwm8650.dtsi81 plla: plla { label
119 clocks = <&plla>;
Dwm8850.dtsi84 plla: plla { label
136 clocks = <&plla>;
Dox820.dtsi63 plla: plla { label
74 clocks = <&plla>;
Dwm8505.dtsi84 plla: plla { label
115 clocks = <&plla>;
Dwm8750.dtsi87 plla: plla { label
125 clocks = <&plla>;
Dat91sam9g20.dtsi43 plla: pllack { label
Dat91sam9261.dtsi614 plla: pllack { label
641 clocks = <&slow_xtal>, <&main>, <&plla>, <&pllb>;
658 clocks = <&slow_xtal>, <&main>, <&plla>, <&pllb>;
Dat91rm9200.dtsi121 plla: pllack { label
149 clocks = <&slow_xtal>, <&main>, <&plla>, <&pllb>;
166 clocks = <&slow_xtal>, <&main>, <&plla>, <&pllb>;
Dat91sam9260.dtsi147 plla: pllack { label
174 clocks = <&clk32k>, <&main>, <&plla>, <&pllb>;
191 clocks = <&clk32k>, <&main>, <&plla>, <&pllb>;
Dat91sam9rl.dtsi850 plla: pllack { label
874 clocks = <&clk32k>, <&main>, <&plla>, <&utmi>;
884 clocks = <&clk32k>, <&main>, <&plla>, <&utmi>, <&mck>;
Dat91sam9263.dtsi117 plla: pllack { label
145 clocks = <&slow_xtal>, <&main>, <&plla>, <&pllb>;
162 clocks = <&slow_xtal>, <&main>, <&plla>, <&pllb>;
Dat91sam9n12.dtsi146 plla: pllack { label
167 clocks = <&plla>;
Dat91sam9x5.dtsi154 plla: pllack { label
175 clocks = <&plla>;
Dsama5d2.dtsi490 plla: pllack { label
505 clocks = <&plla>;
Dat91sam9g45.dtsi148 plla: pllack { label
169 clocks = <&plla>;
Dr8a7779.dtsi479 clock-output-names = "plla", "z", "zs", "s",
Dr8a7778.dtsi468 clock-output-names = "plla", "pllb", "b",
Dsama5d3.dtsi1024 plla: pllack { label
1039 clocks = <&plla>;
Dsama5d4.dtsi428 plla: pllack { label
443 clocks = <&plla>;
/Linux-v4.19/drivers/clk/tegra/
Dclk-tegra210.c764 static void tegra210_plla_set_defaults(struct tegra_clk_pll *plla) in tegra210_plla_set_defaults() argument
767 u32 val = readl_relaxed(clk_base + plla->params->base_reg); in tegra210_plla_set_defaults()
769 plla->params->defaults_set = true; in tegra210_plla_set_defaults()
778 plla->params->defaults_set = false; in tegra210_plla_set_defaults()
785 _pll_misc_chk_default(clk_base, plla->params, 0, val, in tegra210_plla_set_defaults()
789 _pll_misc_chk_default(clk_base, plla->params, 2, val, in tegra210_plla_set_defaults()
793 val = readl_relaxed(clk_base + plla->params->ext_misc_reg[0]); in tegra210_plla_set_defaults()
796 writel_relaxed(val, clk_base + plla->params->ext_misc_reg[0]); in tegra210_plla_set_defaults()
804 writel_relaxed(val, clk_base + plla->params->base_reg); in tegra210_plla_set_defaults()
806 clk_base + plla->params->ext_misc_reg[0]); in tegra210_plla_set_defaults()
[all …]