Home
last modified time | relevance | path

Searched refs:mtu3_readl (Results 1 – 7 of 7) sorted by relevance

/Linux-v4.19/drivers/usb/mtu3/
Dmtu3_core.c221 csr = mtu3_readl(mbase, MU3D_EP_TXCR0(epnum)) & TX_W1C_BITS; in mtu3_ep_stall_set()
228 csr = mtu3_readl(mbase, MU3D_EP_RXCR0(epnum)) & RX_W1C_BITS; in mtu3_ep_stall_set()
263 mtu3_readl(mbase, U3D_DEVICE_CONTROL)); in mtu3_start()
349 epnum, mtu3_readl(mbase, MU3D_EP_TXCR0(epnum)), in mtu3_config_ep()
350 mtu3_readl(mbase, MU3D_EP_TXCR1(epnum)), in mtu3_config_ep()
351 mtu3_readl(mbase, MU3D_EP_TXCR2(epnum))); in mtu3_config_ep()
385 epnum, mtu3_readl(mbase, MU3D_EP_RXCR0(epnum)), in mtu3_config_ep()
386 mtu3_readl(mbase, MU3D_EP_RXCR1(epnum)), in mtu3_config_ep()
387 mtu3_readl(mbase, MU3D_EP_RXCR2(epnum))); in mtu3_config_ep()
441 fifosize = mtu3_readl(mtu->mac_base, U3D_CAP_EPNTXFFSZ); in get_ep_fifo_config()
[all …]
Dmtu3_qmu.c46 txcpr = mtu3_readl(mbase, USB_QMU_TQCPR(epnum)); in read_txq_cur_addr()
47 txhiar = mtu3_readl(mbase, USB_QMU_TQHIAR(epnum)); in read_txq_cur_addr()
57 rxcpr = mtu3_readl(mbase, USB_QMU_RQCPR(epnum)); in read_rxq_cur_addr()
58 rxhiar = mtu3_readl(mbase, USB_QMU_RQHIAR(epnum)); in read_rxq_cur_addr()
69 tqhiar = mtu3_readl(mbase, USB_QMU_TQHIAR(epnum)); in write_txq_start_addr()
81 rqhiar = mtu3_readl(mbase, USB_QMU_RQHIAR(epnum)); in write_rxq_start_addr()
188 if (!(mtu3_readl(mbase, offset) & QMU_Q_ACTIVE)) in mtu3_qmu_resume()
332 if (mtu3_readl(mbase, USB_QMU_TQCSR(epnum)) & QMU_Q_ACTIVE) { in mtu3_qmu_start()
350 if (mtu3_readl(mbase, USB_QMU_RQCSR(epnum)) & QMU_Q_ACTIVE) { in mtu3_qmu_start()
372 if (!(mtu3_readl(mbase, qcsr) & QMU_Q_ACTIVE)) { in mtu3_qmu_stop()
[all …]
Dmtu3_gadget_ep0.c140 csr = mtu3_readl(mbase, U3D_EP0CSR) & EP0_W1C_BITS; in ep0_stall_set()
298 value = mtu3_readl(mbase, U3D_EP0CSR) & EP0_W1C_BITS; in handle_test_mode()
337 lpc = mtu3_readl(mbase, U3D_LINK_POWER_CONTROL); in ep0_handle_feature_dev()
352 lpc = mtu3_readl(mbase, U3D_LINK_POWER_CONTROL); in ep0_handle_feature_dev()
448 dev_conf = mtu3_readl(mbase, U3D_DEVICE_CONF); in handle_standard_request()
510 csr = mtu3_readl(mbase, U3D_EP0CSR) & EP0_W1C_BITS; in ep0_rx_state()
520 count = mtu3_readl(mbase, U3D_RXCOUNT0); in ep0_rx_state()
586 csr = mtu3_readl(mtu->mac_base, U3D_EP0CSR) & EP0_W1C_BITS; in ep0_tx_state()
590 mtu3_readl(mtu->mac_base, U3D_EP0CSR)); in ep0_tx_state()
599 csr = mtu3_readl(mtu->mac_base, U3D_EP0CSR) & EP0_W1C_BITS; in ep0_read_setup()
[all …]
Dmtu3_host.c98 xhci_cap = mtu3_readl(ssusb->ippc_base, U3D_SSUSB_IP_XHCI_CAP); in host_ports_num_get()
128 value = mtu3_readl(ibase, SSUSB_U3_CTRL(i)); in ssusb_host_enable()
136 value = mtu3_readl(ibase, SSUSB_U2_CTRL(i)); in ssusb_host_enable()
163 value = mtu3_readl(ibase, SSUSB_U3_CTRL(i)); in ssusb_host_disable()
171 value = mtu3_readl(ibase, SSUSB_U2_CTRL(i)); in ssusb_host_disable()
Dmtu3_dr.c51 value = mtu3_readl(ibase, SSUSB_U2_CTRL(0)); in ssusb_port0_switch()
56 value = mtu3_readl(ibase, SSUSB_U2_CTRL(0)); in ssusb_port0_switch()
63 value = mtu3_readl(ibase, SSUSB_U3_CTRL(0)); in ssusb_port0_switch()
68 value = mtu3_readl(ibase, SSUSB_U3_CTRL(0)); in ssusb_port0_switch()
397 value = mtu3_readl(ssusb->ippc_base, SSUSB_U2_CTRL(0)); in ssusb_set_force_mode()
Dmtu3.h397 static inline u32 mtu3_readl(void __iomem *base, u32 offset) in mtu3_readl() function
Dmtu3_gadget.c436 return (int)mtu3_readl(mtu->mac_base, U3D_USB20_FRAME_NUM); in mtu3_gadget_get_frame()