Home
last modified time | relevance | path

Searched full:edac (Results 1 – 25 of 117) sorted by relevance

12345

/Linux-v5.15/Documentation/ABI/testing/
Dsysfs-devices-edac1 What: /sys/devices/system/edac/mc/mc*/reset_counters
3 Contact: linux-edac@vger.kernel.org
12 What: /sys/devices/system/edac/mc/mc*/seconds_since_reset
14 Contact: linux-edac@vger.kernel.org
19 What: /sys/devices/system/edac/mc/mc*/mc_name
21 Contact: linux-edac@vger.kernel.org
25 What: /sys/devices/system/edac/mc/mc*/size_mb
27 Contact: linux-edac@vger.kernel.org
31 What: /sys/devices/system/edac/mc/mc*/ue_count
33 Contact: linux-edac@vger.kernel.org
[all …]
/Linux-v5.15/drivers/edac/
Dxgene_edac.c3 * APM X-Gene SoC EDAC (error detection and correction)
11 #include <linux/edac.h>
66 static void xgene_edac_pcp_rd(struct xgene_edac *edac, u32 reg, u32 *val) in xgene_edac_pcp_rd() argument
68 *val = readl(edac->pcp_csr + reg); in xgene_edac_pcp_rd()
71 static void xgene_edac_pcp_clrbits(struct xgene_edac *edac, u32 reg, in xgene_edac_pcp_clrbits() argument
76 spin_lock(&edac->lock); in xgene_edac_pcp_clrbits()
77 val = readl(edac->pcp_csr + reg); in xgene_edac_pcp_clrbits()
79 writel(val, edac->pcp_csr + reg); in xgene_edac_pcp_clrbits()
80 spin_unlock(&edac->lock); in xgene_edac_pcp_clrbits()
83 static void xgene_edac_pcp_setbits(struct xgene_edac *edac, u32 reg, in xgene_edac_pcp_setbits() argument
[all …]
Dti_edac.c21 #include <linux/edac.h>
71 #define EDAC_MOD_NAME "ti-emif-edac"
82 static u32 ti_edac_readl(struct ti_edac *edac, u16 offset) in ti_edac_readl() argument
84 return readl_relaxed(edac->reg + offset); in ti_edac_readl()
87 static void ti_edac_writel(struct ti_edac *edac, u32 val, u16 offset) in ti_edac_writel() argument
89 writel_relaxed(val, edac->reg + offset); in ti_edac_writel()
95 struct ti_edac *edac = mci->pvt_info; in ti_edac_isr() local
100 irq_status = ti_edac_readl(edac, EMIF_IRQ_STATUS); in ti_edac_isr()
103 err_addr = ti_edac_readl(edac, EMIF_1B_ECC_ERR_ADDR_LOG); in ti_edac_isr()
104 err_count = ti_edac_readl(edac, EMIF_1B_ECC_ERR_CNT); in ti_edac_isr()
[all …]
Daltera_edac.c11 #include <linux/edac.h>
76 /*********************** EDAC Memory Controller Functions ****************/
78 /* The SDRAM controller uses the EDAC Memory Controller framework. */
225 { .compatible = "altr,sdram-edac", .data = &c5_data},
226 { .compatible = "altr,sdram-edac-a10", .data = &a10_data},
457 "EDAC Probe Failed; Error %d\n", res); in altr_sdram_probe()
474 * If you want to suspend, need to disable EDAC by removing it
480 pr_err("Suspend not allowed when EDAC is enabled.\n"); in altr_sdram_prepare()
506 /************************* EDAC Parent Probe *************************/
532 /************************* EDAC Device Functions *************************/
[all …]
DKconfig2 # EDAC Kconfig
12 menuconfig EDAC config
13 tristate "EDAC (Error Detection And Correction) reporting"
16 EDAC is a subsystem along with hardware-specific drivers designed to
22 The mailing list for the EDAC project is linux-edac@vger.kernel.org.
24 if EDAC
27 bool "EDAC legacy sysfs"
31 Use 'Y' if your edac utilities aren't ported to work with the newer
38 This turns on debugging information for the entire EDAC subsystem.
56 bool "Output ACPI APEI/GHES BIOS detected errors via EDAC"
[all …]
Dedac_module.c13 #include <linux/edac.h>
44 MODULE_PARM_DESC(edac_debug_level, "EDAC debug level: [0-4], default: 2");
67 * sysfs object: /sys/devices/system/edac
71 .name = "edac",
72 .dev_name = "edac",
79 /* create the /sys/devices/system/edac directory */ in edac_subsys_init()
82 printk(KERN_ERR "Error registering toplevel EDAC sysfs dir\n"); in edac_subsys_init()
92 /* return pointer to the 'edac' node in sysfs */
168 MODULE_DESCRIPTION("Core library routines for EDAC reporting");
Dedac_pci.h18 * Please look at Documentation/driver-api/edac.rst for more info about
19 * EDAC core structs and functions.
27 #include <linux/edac.h>
58 /* pointer to edac polling checking routine:
68 const char *ctl_name; /* edac controller name */
77 /* sysfs top name under 'edac' directory
86 /* Event counters for the this whole EDAC Device */
89 /* edac sysfs device control for the 'name'
133 * edac local routine to do pci_write_config_dword, but adds
169 * edac_pci it is going to control/register with the EDAC CORE.
[all …]
Dedac_device.h18 * Please look at Documentation/driver-api/edac.rst for more info about
19 * EDAC core structs and functions.
27 #include <linux/edac.h>
39 * registering EDAC type devices which are NOT standard memory.
46 * other EDAC/ECC type devices that can be monitored for
56 * /sys/devices/system/edac/..
128 /* edac sysfs device control */
142 /* edac sysfs device control */
178 /* pointer to main 'edac' subsys in sysfs */
186 /* pointer to edac polling checking routine:
[all …]
Dppc4xx_edac.c7 #include <linux/edac.h>
96 * EDAC subsystem:
116 * Kernel logging without an EDAC instance
122 * Kernel logging with an EDAC instance
295 * @mci: A pointer to the EDAC memory controller instance associated
357 * @mci: A pointer to the EDAC memory controller instance associated
415 * @mci: A pointer to the EDAC memory controller instance associated
480 * @mci: A pointer to the EDAC memory controller instance associated
536 * @mci: A pointer to the EDAC memory controller instance associated
581 * @mci: A pointer to the EDAC memory controller instance associated
[all …]
Dedac_mc.h18 * Please look at Documentation/driver-api/edac.rst for more info about
19 * EDAC core structs and functions.
38 #include <linux/edac.h>
49 printk(level "EDAC " prefix ": " fmt, ##arg)
52 printk(level "EDAC MC%d: " fmt, mci->mc_idx, ##arg)
55 printk(level "EDAC " prefix " MC%d: " fmt, mci->mc_idx, ##arg)
58 printk(level "EDAC DEVICE%d: " fmt, ctl->dev_idx, ##arg)
61 printk(level "EDAC PCI%d: " fmt, ctl->pci_idx, ##arg)
131 * edac_get_owner - Return the owner's mod_name of EDAC MC
134 * Pointer to mod_name string when EDAC MC is owned. NULL otherwise.
[all …]
Daspeed_edac.c6 #include <linux/edac.h>
18 #define DRV_NAME "aspeed-edac"
165 dev_dbg(mci->pdev, "received edac interrupt w/ mcr register 50: 0x%x\n", in mcr_isr()
194 dev_dbg(mci->pdev, "received edac interrupt, but did not find any ECC counters\n"); in mcr_isr()
197 dev_dbg(mci->pdev, "edac interrupt handled. mcr reg 50 is now: 0x%x\n", in mcr_isr()
306 /* allocate & init EDAC MC data structure */ in aspeed_probe()
336 /* register with edac core */ in aspeed_probe()
339 dev_err(&pdev->dev, "failed to register with EDAC core\n"); in aspeed_probe()
378 { .compatible = "aspeed,ast2400-sdram-edac" },
379 { .compatible = "aspeed,ast2500-sdram-edac" },
[all …]
Ddebugfs.c34 "FAKE ERROR", "for EDAC testing only"); in edac_fake_inject_write()
47 edac_debugfs = debugfs_create_dir("edac", NULL); in edac_debugfs_init()
82 /* Create a toplevel dir under EDAC's debugfs hierarchy */
92 /* Create a toplevel dir under EDAC's debugfs hierarchy with parent @parent */
101 * Create a file under EDAC's hierarchy or a sub-hierarchy:
105 * @parent: parent dentry. If NULL, it becomes the toplevel EDAC dir
Dsifive_edac.c3 * SiFive Platform EDAC Driver
10 #include <linux/edac.h>
23 * EDAC error callback
66 dev_err(p->dci->dev, "failed to register with EDAC core\n"); in ecc_register()
118 MODULE_DESCRIPTION("SiFive platform EDAC driver");
Dedac_pci_sysfs.c10 #include <linux/edac.h>
58 /**************************** EDAC PCI sysfs instance *******************/
154 * construct one EDAC PCI instance's kobject for use
195 * unregister the kobj for the EDAC PCI instance
209 /***************************** EDAC PCI sysfs root **********************/
311 * This kobj is the 'main' kobject that EDAC PCI instances
320 /* last reference to top EDAC PCI kobject has been removed, in edac_pci_release_main_kobj()
326 /* ktype struct for the EDAC PCI main kobj */
334 * edac_pci_main_kobj_setup: Setup the sysfs for EDAC PCI attributes.
354 * level main kobj for EDAC PCI in edac_pci_main_kobj_setup()
[all …]
Dedac_module.h19 * INTERNAL EDAC MODULE:
20 * EDAC memory controller sysfs create/remove functions
51 /* edac core workqueue: single CPU mode */
65 * EDAC debugfs functions
105 * EDAC PCI functions
Dbluefield_edac.c3 * Bluefield-specific EDAC driver.
11 #include <linux/edac.h>
18 #define DRIVER_NAME "bluefield-edac"
91 * and report it to the edac handler.
306 /* Register with EDAC core */ in bluefield_edac_mc_probe()
309 dev_err(dev, "failed to register with EDAC core\n"); in bluefield_edac_mc_probe()
354 MODULE_DESCRIPTION("Mellanox BlueField memory edac driver");
Dedac_device_sysfs.c2 * file for managing the edac_device subsystem of devices for EDAC
16 #include <linux/edac.h>
183 * the reference count for the EDAC 'core' module is
193 * is called which then decrements the EDAC 'core' module.
207 /* decrement the EDAC CORE module ref count */ in edac_device_ctrl_master_release()
238 /* get the /sys/devices/system/edac reference */ in edac_device_register_sysfs_main_kobj()
262 edac_dbg(1, "Failed to register '.../edac/%s'\n", in edac_device_register_sysfs_main_kobj()
272 edac_dbg(4, "Registered '.../edac/%s' kobject\n", edac_dev->name); in edac_device_register_sysfs_main_kobj()
287 * the '..../edac/<name>' kobject
295 * Unregister the edac device's kobject and in edac_device_unregister_sysfs_main_kobj()
[all …]
Damd8111_edac.c3 * amd8111_edac.c, AMD8111 Hyper Transport chip EDAC kernel module
16 #include <linux/edac.h>
346 printk(KERN_ERR "EDAC device not found:" in amd8111_dev_probe()
441 printk(KERN_ERR "EDAC device not found:" in amd8111_pci_probe()
523 /* PCI Device ID talbe for general EDAC device */
546 /* PCI Device ID table for EDAC PCI controller */
573 printk(KERN_INFO "AMD8111 EDAC driver " AMD8111_EDAC_REVISION "\n"); in amd8111_edac_init()
597 MODULE_DESCRIPTION("AMD8111 HyperTransport I/O Hub EDAC kernel module");
/Linux-v5.15/Documentation/devicetree/bindings/edac/
Dapm-xgene-edac.txt1 * APM X-Gene SoC EDAC node
3 EDAC node is defined to describe on-chip error detection and correction.
11 The following section describes the EDAC DT node binding.
14 - compatible : Shall be "apm,xgene-edac".
28 - compatible : Shall be "apm,xgene-edac-mc".
34 - compatible : Shall be "apm,xgene-edac-pmd" or
35 "apm,xgene-edac-pmd-v2".
40 - compatible : Shall be "apm,xgene-edac-l3" or
41 "apm,xgene-edac-l3-v2".
42 - reg : First resource shall be the L3 EDAC resource.
[all …]
Damazon,al-mc-edac.yaml4 $id: http://devicetree.org/schemas/edac/amazon,al-mc-edac.yaml#
7 title: Amazon's Annapurna Labs Memory Controller EDAC
14 EDAC node is defined to describe on-chip error detection and correction for
20 const: amazon,al-mc-edac
57 edac@f0080000 {
60 compatible = "amazon,al-mc-edac";
Daspeed-sdram-edac.txt1 Aspeed BMC SoC EDAC node
15 - "aspeed,ast2400-sdram-edac"
16 - "aspeed,ast2500-sdram-edac"
17 - "aspeed,ast2600-sdram-edac"
24 edac: sdram@1e6e0000 {
25 compatible = "aspeed,ast2500-sdram-edac";
/Linux-v5.15/Documentation/driver-api/
Dedac.rst1 Error Detection And Correction (EDAC) Devices
4 Main Concepts used at the EDAC subsystem
113 Most of the EDAC core is focused on doing Memory Controller error detection.
115 to describe the memory controllers, with is an opaque struct for the EDAC
116 drivers. Only the EDAC core is allowed to touch it.
118 .. kernel-doc:: include/linux/edac.h
120 .. kernel-doc:: drivers/edac/edac_mc.h
125 The EDAC subsystem provides a mechanism to handle PCI controllers by calling
129 .. kernel-doc:: drivers/edac/edac_pci.h
131 EDAC Blocks
[all …]
/Linux-v5.15/Documentation/admin-guide/
Dras.rst182 either by BIOS, by some special CPUs or by Linux EDAC driver. On x86 64
204 EDAC - Error Detection And Correction
215 Kernel 2.6.16, it was renamed to ``EDAC``.
220 The ``edac`` kernel module's goal is to detect and report hardware errors
242 A new feature for EDAC, the ``edac_device`` class of device, was added in
270 the EDAC PCI scanning code. If that attribute is set, PCI parity/error
282 EDAC is composed of a "core" module (``edac_core.ko``) and several Memory
295 If ``edac`` was statically linked with the kernel then no loading
296 is necessary. If ``edac`` was built as modules then simply modprobe
297 the ``edac`` pieces that you need. You should be able to modprobe
[all …]
/Linux-v5.15/Documentation/devicetree/bindings/arm/altera/
Dsocfpga-sdram-edac.txt1 Altera SOCFPGA SDRAM Error Detection & Correction [EDAC]
2 The EDAC accesses a range of registers in the SDRAM controller.
5 - compatible : should contain "altr,sdram-edac" or "altr,sdram-edac-a10"
12 compatible = "altr,sdram-edac";
/Linux-v5.15/Documentation/firmware-guide/acpi/apei/
Deinj.rst177 [22715.830801] EDAC sbridge MC3: HANDLING MCE MEMORY ERROR
178 [22715.834759] EDAC sbridge MC3: CPU 0: Machine Check Event: 0 Bank 7: 8c00004000010090
179 [22715.834759] EDAC sbridge MC3: TSC 0
180 [22715.834759] EDAC sbridge MC3: ADDR 12345000 EDAC sbridge MC3: MISC 144780c86
181 [22715.834759] EDAC sbridge MC3: PROCESSOR 0:306e7 TIME 1422553404 SOCKET 0 APIC 0
182 …[22716.616173] EDAC MC3: 1 CE memory read error on CPU_SrcID#0_Channel#0_DIMM#0 (channel:0 slot:0 …

12345