Home
last modified time | relevance | path

Searched full:clk_top_vdec_sel (Results 1 – 17 of 17) sorted by relevance

/Linux-v6.1/Documentation/devicetree/bindings/media/
Dmediatek,vcodec-subdev-decoder.yaml256 clocks = <&topckgen CLK_TOP_VDEC_SEL>,
262 assigned-clocks = <&topckgen CLK_TOP_VDEC_SEL>;
282 clocks = <&topckgen CLK_TOP_VDEC_SEL>,
288 assigned-clocks = <&topckgen CLK_TOP_VDEC_SEL>;
Dmediatek,vcodec-decoder.yaml145 <&topckgen CLK_TOP_VDEC_SEL>,
160 <&topckgen CLK_TOP_VDEC_SEL>,
/Linux-v6.1/include/dt-bindings/clock/
Dmt8135-clk.h93 #define CLK_TOP_VDEC_SEL 82 macro
Dmediatek,mt6795-clk.h95 #define CLK_TOP_VDEC_SEL 84 macro
Dmt8173-clk.h97 #define CLK_TOP_VDEC_SEL 87 macro
Dmt2712-clk.h134 #define CLK_TOP_VDEC_SEL 103 macro
Dmt2701-clk.h93 #define CLK_TOP_VDEC_SEL 82 macro
Dmt8192-clk.h64 #define CLK_TOP_VDEC_SEL 52 macro
/Linux-v6.1/drivers/clk/mediatek/
Dclk-mt6795-topckgen.c461 TOP_MUX_GATE(CLK_TOP_VDEC_SEL, "vdec_sel", vdec_parents, 0x50, 8, 4, 15, 0),
Dclk-mt8135.c381 MUX_GATE(CLK_TOP_VDEC_SEL, "vdec_sel", vdec_parents, 0x015c, 8, 4, 15),
Dclk-mt2701.c500 MUX_GATE(CLK_TOP_VDEC_SEL, "vdec_sel", vdec_parents,
Dclk-mt8173.c549 MUX_GATE(CLK_TOP_VDEC_SEL, "vdec_sel", vdec_parents, 0x0050, 8, 4, 15),
Dclk-mt2712.c748 MUX_GATE(CLK_TOP_VDEC_SEL, "vdec_sel",
Dclk-mt8192.c674 MUX_GATE_CLR_SET_UPD(CLK_TOP_VDEC_SEL, "vdec_sel",
/Linux-v6.1/arch/arm64/boot/dts/mediatek/
Dmt8173.dtsi1400 <&topckgen CLK_TOP_VDEC_SEL>,
1415 <&topckgen CLK_TOP_VDEC_SEL>,
Dmt2712e.dtsi290 <&topckgen CLK_TOP_VDEC_SEL>;
Dmt8192.dtsi457 clocks = <&topckgen CLK_TOP_VDEC_SEL>,