Home
last modified time | relevance | path

Searched refs:pcw_shift (Results 1 – 23 of 23) sorted by relevance

/Linux-v6.6/drivers/clk/mediatek/
Dclk-pll.c113 val &= ~GENMASK(pll->data->pcw_shift + pll->data->pcwbits - 1, in mtk_pll_set_rate_regs()
114 pll->data->pcw_shift); in mtk_pll_set_rate_regs()
115 val |= pcw << pll->data->pcw_shift; in mtk_pll_set_rate_regs()
196 pcw = readl(pll->pcw_addr) >> pll->data->pcw_shift; in mtk_pll_recalc_rate()
Dclk-mt8195-apusys_pll.c46 .pcw_shift = MT8195_PCW_SHIFT, \
Dclk-mt8135-apmixedsys.c34 .pcw_shift = _pcw_shift, \
Dclk-pll.h45 int pcw_shift; member
Dclk-mt7981-apmixed.c34 .pcw_shift = _pcw_shift, .div_table = _div_table, \
Dclk-mt7986-apmixed.c32 .pcw_shift = _pcw_shift, .div_table = _div_table, \
Dclk-mt8516-apmixedsys.c39 .pcw_shift = _pcw_shift, \
Dclk-mt8167-apmixedsys.c38 .pcw_shift = _pcw_shift, \
Dclk-mt7622-apmixedsys.c36 .pcw_shift = _pcw_shift, \
Dclk-mt8188-apmixedsys.c54 .pcw_shift = _pcw_shift, \
Dclk-mt2712-apmixedsys.c40 .pcw_shift = _pcw_shift, \
Dclk-mt8365-apmixedsys.c40 .pcw_shift = _pcw_shift, \
Dclk-mt8186-apmixedsys.c40 .pcw_shift = 0, \
Dclk-mt8183-apmixedsys.c76 .pcw_shift = _pcw_shift, \
Dclk-mt8195-apmixedsys.c55 .pcw_shift = _pcw_shift, \
Dclk-mt6795-apmixedsys.c41 .pcw_shift = _pcw_shift, \
Dclk-mt8173-apmixedsys.c40 .pcw_shift = _pcw_shift, \
Dclk-mt8192-apmixedsys.c57 .pcw_shift = _pcw_shift, \
Dclk-mt7629.c39 .pcw_shift = _pcw_shift, \
Dclk-mt6797.c609 .pcw_shift = _pcw_shift, \
Dclk-mt2701.c928 .pcw_shift = _pcw_shift, \
Dclk-mt6765.c691 .pcw_shift = _pcw_shift, \
Dclk-mt6779.c1167 .pcw_shift = _pcw_shift, \