Home
last modified time | relevance | path

Searched refs:CLK_TOP_USB30_SEL (Results 1 – 8 of 8) sorted by relevance

/Linux-v6.6/include/dt-bindings/clock/
Dmediatek,mt6795-clk.h102 #define CLK_TOP_USB30_SEL 91 macro
Dmt8173-clk.h104 #define CLK_TOP_USB30_SEL 94 macro
Dmt2712-clk.h141 #define CLK_TOP_USB30_SEL 110 macro
/Linux-v6.6/drivers/clk/mediatek/
Dclk-mt6795-topckgen.c470 TOP_MUX_GATE(CLK_TOP_USB30_SEL, "usb30_sel", usb30_parents, 0x70, 0, 2, 7, 0),
Dclk-mt8173-topckgen.c549 MUX_GATE(CLK_TOP_USB30_SEL, "usb30_sel", usb30_parents, 0x0070, 0, 2, 7),
Dclk-mt2712.c660 MUX_GATE(CLK_TOP_USB30_SEL, "usb30_sel", usb30_parents, 0x070, 0, 2, 7),
/Linux-v6.6/arch/arm64/boot/dts/mediatek/
Dmt2712e.dtsi805 clocks = <&topckgen CLK_TOP_USB30_SEL>;
820 clocks = <&topckgen CLK_TOP_USB30_SEL>, <&clk26m>;
869 clocks = <&topckgen CLK_TOP_USB30_SEL>;
884 clocks = <&topckgen CLK_TOP_USB30_SEL>, <&clk26m>;
Dmt8173.dtsi933 clocks = <&topckgen CLK_TOP_USB30_SEL>, <&clk26m>;
948 clocks = <&topckgen CLK_TOP_USB30_SEL>, <&clk26m>;