Home
last modified time | relevance | path

Searched refs:CLKDEV_INIT (Results 1 – 16 of 16) sorted by relevance

/Linux-v6.6/arch/mips/bcm63xx/
Dclk.c422 CLKDEV_INIT(NULL, "periph", &clk_periph),
423 CLKDEV_INIT("bcm63xx_uart.0", "refclk", &clk_periph),
424 CLKDEV_INIT("bcm63xx_uart.1", "refclk", &clk_periph),
426 CLKDEV_INIT(NULL, "enet0", &clk_enet0),
427 CLKDEV_INIT(NULL, "enet1", &clk_enet1),
428 CLKDEV_INIT(NULL, "ephy", &clk_ephy),
429 CLKDEV_INIT(NULL, "usbh", &clk_usbh),
430 CLKDEV_INIT(NULL, "usbd", &clk_usbd),
431 CLKDEV_INIT(NULL, "spi", &clk_spi),
432 CLKDEV_INIT(NULL, "pcm", &clk_pcm),
[all …]
/Linux-v6.6/arch/m68k/coldfire/
Dm5441x.c83 CLKDEV_INIT("flexbus", NULL, &__clk_0_2),
84 CLKDEV_INIT("mcfcan.0", NULL, &__clk_0_8),
85 CLKDEV_INIT("mcfcan.1", NULL, &__clk_0_9),
86 CLKDEV_INIT("imx1-i2c.1", NULL, &__clk_0_14),
87 CLKDEV_INIT("mcfdspi.1", NULL, &__clk_0_15),
88 CLKDEV_INIT("edma", NULL, &__clk_0_17),
89 CLKDEV_INIT("intc.0", NULL, &__clk_0_18),
90 CLKDEV_INIT("intc.1", NULL, &__clk_0_19),
91 CLKDEV_INIT("intc.2", NULL, &__clk_0_20),
92 CLKDEV_INIT("imx1-i2c.0", NULL, &__clk_0_22),
[all …]
Dm520x.c53 CLKDEV_INIT(NULL, "flexbus", &__clk_0_2),
54 CLKDEV_INIT("fec.0", NULL, &__clk_0_12),
55 CLKDEV_INIT("edma", NULL, &__clk_0_17),
56 CLKDEV_INIT("intc.0", NULL, &__clk_0_18),
57 CLKDEV_INIT("iack.0", NULL, &__clk_0_21),
58 CLKDEV_INIT("imx1-i2c.0", NULL, &__clk_0_22),
59 CLKDEV_INIT("mcfqspi.0", NULL, &__clk_0_23),
60 CLKDEV_INIT("mcfuart.0", NULL, &__clk_0_24),
61 CLKDEV_INIT("mcfuart.1", NULL, &__clk_0_25),
62 CLKDEV_INIT("mcfuart.2", NULL, &__clk_0_26),
[all …]
Dm53xx.c70 CLKDEV_INIT("flexbus", NULL, &__clk_0_2),
71 CLKDEV_INIT("mcfcan.0", NULL, &__clk_0_8),
72 CLKDEV_INIT("fec.0", NULL, &__clk_0_12),
73 CLKDEV_INIT("edma", NULL, &__clk_0_17),
74 CLKDEV_INIT("intc.0", NULL, &__clk_0_18),
75 CLKDEV_INIT("intc.1", NULL, &__clk_0_19),
76 CLKDEV_INIT("iack.0", NULL, &__clk_0_21),
77 CLKDEV_INIT("imx1-i2c.0", NULL, &__clk_0_22),
78 CLKDEV_INIT("mcfqspi.0", NULL, &__clk_0_23),
79 CLKDEV_INIT("mcfuart.0", NULL, &__clk_0_24),
[all …]
Dm523x.c32 CLKDEV_INIT(NULL, "pll.0", &clk_pll),
33 CLKDEV_INIT(NULL, "sys.0", &clk_sys),
34 CLKDEV_INIT("mcfpit.0", NULL, &clk_pll),
35 CLKDEV_INIT("mcfpit.1", NULL, &clk_pll),
36 CLKDEV_INIT("mcfpit.2", NULL, &clk_pll),
37 CLKDEV_INIT("mcfpit.3", NULL, &clk_pll),
38 CLKDEV_INIT("mcfuart.0", NULL, &clk_sys),
39 CLKDEV_INIT("mcfuart.1", NULL, &clk_sys),
40 CLKDEV_INIT("mcfuart.2", NULL, &clk_sys),
41 CLKDEV_INIT("mcfqspi.0", NULL, &clk_sys),
[all …]
Dm527x.c33 CLKDEV_INIT(NULL, "pll.0", &clk_pll),
34 CLKDEV_INIT(NULL, "sys.0", &clk_sys),
35 CLKDEV_INIT("mcfpit.0", NULL, &clk_pll),
36 CLKDEV_INIT("mcfpit.1", NULL, &clk_pll),
37 CLKDEV_INIT("mcfpit.2", NULL, &clk_pll),
38 CLKDEV_INIT("mcfpit.3", NULL, &clk_pll),
39 CLKDEV_INIT("mcfuart.0", NULL, &clk_sys),
40 CLKDEV_INIT("mcfuart.1", NULL, &clk_sys),
41 CLKDEV_INIT("mcfuart.2", NULL, &clk_sys),
42 CLKDEV_INIT("mcfqspi.0", NULL, &clk_sys),
[all …]
Dm528x.c34 CLKDEV_INIT(NULL, "pll.0", &clk_pll),
35 CLKDEV_INIT(NULL, "sys.0", &clk_sys),
36 CLKDEV_INIT("mcfpit.0", NULL, &clk_pll),
37 CLKDEV_INIT("mcfpit.1", NULL, &clk_pll),
38 CLKDEV_INIT("mcfpit.2", NULL, &clk_pll),
39 CLKDEV_INIT("mcfpit.3", NULL, &clk_pll),
40 CLKDEV_INIT("mcfuart.0", NULL, &clk_sys),
41 CLKDEV_INIT("mcfuart.1", NULL, &clk_sys),
42 CLKDEV_INIT("mcfuart.2", NULL, &clk_sys),
43 CLKDEV_INIT("mcfqspi.0", NULL, &clk_sys),
[all …]
Dm5272.c40 CLKDEV_INIT(NULL, "pll.0", &clk_pll),
41 CLKDEV_INIT(NULL, "sys.0", &clk_sys),
42 CLKDEV_INIT("mcftmr.0", NULL, &clk_sys),
43 CLKDEV_INIT("mcftmr.1", NULL, &clk_sys),
44 CLKDEV_INIT("mcftmr.2", NULL, &clk_sys),
45 CLKDEV_INIT("mcftmr.3", NULL, &clk_sys),
46 CLKDEV_INIT("mcfuart.0", NULL, &clk_sys),
47 CLKDEV_INIT("mcfuart.1", NULL, &clk_sys),
48 CLKDEV_INIT("mcfqspi.0", NULL, &clk_sys),
49 CLKDEV_INIT("fec.0", NULL, &clk_sys),
Dm525x.c29 CLKDEV_INIT(NULL, "pll.0", &clk_pll),
30 CLKDEV_INIT(NULL, "sys.0", &clk_sys),
31 CLKDEV_INIT("mcftmr.0", NULL, &clk_sys),
32 CLKDEV_INIT("mcftmr.1", NULL, &clk_sys),
33 CLKDEV_INIT("mcfuart.0", NULL, &clk_sys),
34 CLKDEV_INIT("mcfuart.1", NULL, &clk_sys),
35 CLKDEV_INIT("mcfqspi.0", NULL, &clk_sys),
36 CLKDEV_INIT("imx1-i2c.0", NULL, &clk_sys),
37 CLKDEV_INIT("imx1-i2c.1", NULL, &clk_sys),
Dm54xx.c38 CLKDEV_INIT(NULL, "pll.0", &clk_pll),
39 CLKDEV_INIT(NULL, "sys.0", &clk_sys),
40 CLKDEV_INIT("mcfslt.0", NULL, &clk_sys),
41 CLKDEV_INIT("mcfslt.1", NULL, &clk_sys),
42 CLKDEV_INIT("mcfuart.0", NULL, &clk_sys),
43 CLKDEV_INIT("mcfuart.1", NULL, &clk_sys),
44 CLKDEV_INIT("mcfuart.2", NULL, &clk_sys),
45 CLKDEV_INIT("mcfuart.3", NULL, &clk_sys),
46 CLKDEV_INIT("imx1-i2c.0", NULL, &clk_sys),
Dm5249.c29 CLKDEV_INIT(NULL, "pll.0", &clk_pll),
30 CLKDEV_INIT(NULL, "sys.0", &clk_sys),
31 CLKDEV_INIT("mcftmr.0", NULL, &clk_sys),
32 CLKDEV_INIT("mcftmr.1", NULL, &clk_sys),
33 CLKDEV_INIT("mcfuart.0", NULL, &clk_sys),
34 CLKDEV_INIT("mcfuart.1", NULL, &clk_sys),
35 CLKDEV_INIT("mcfqspi.0", NULL, &clk_sys),
36 CLKDEV_INIT("imx1-i2c.0", NULL, &clk_sys),
37 CLKDEV_INIT("imx1-i2c.1", NULL, &clk_sys),
Dm5407.c29 CLKDEV_INIT(NULL, "pll.0", &clk_pll),
30 CLKDEV_INIT(NULL, "sys.0", &clk_sys),
31 CLKDEV_INIT("mcftmr.0", NULL, &clk_sys),
32 CLKDEV_INIT("mcftmr.1", NULL, &clk_sys),
33 CLKDEV_INIT("mcfuart.0", NULL, &clk_sys),
34 CLKDEV_INIT("mcfuart.1", NULL, &clk_sys),
35 CLKDEV_INIT("imx1-i2c.0", NULL, &clk_sys),
Dm5206.c29 CLKDEV_INIT(NULL, "pll.0", &clk_pll),
30 CLKDEV_INIT(NULL, "sys.0", &clk_sys),
31 CLKDEV_INIT("mcftmr.0", NULL, &clk_sys),
32 CLKDEV_INIT("mcftmr.1", NULL, &clk_sys),
33 CLKDEV_INIT("mcfuart.0", NULL, &clk_sys),
34 CLKDEV_INIT("mcfuart.1", NULL, &clk_sys),
35 CLKDEV_INIT("imx1-i2c.0", NULL, &clk_sys),
Dm5307.c38 CLKDEV_INIT(NULL, "pll.0", &clk_pll),
39 CLKDEV_INIT(NULL, "sys.0", &clk_sys),
40 CLKDEV_INIT("mcftmr.0", NULL, &clk_sys),
41 CLKDEV_INIT("mcftmr.1", NULL, &clk_sys),
42 CLKDEV_INIT("mcfuart.0", NULL, &clk_sys),
43 CLKDEV_INIT("mcfuart.1", NULL, &clk_sys),
44 CLKDEV_INIT("imx1-i2c.0", NULL, &clk_sys),
/Linux-v6.6/include/linux/
Dclkdev.h26 #define CLKDEV_INIT(d, n, c) \ macro
/Linux-v6.6/drivers/mmc/host/
Dsh_mmcif.c195 #define CLKDEV_INIT 400000 /* 400 kHz */ macro