Home
last modified time | relevance | path

Searched refs:rtw89_write32_mask (Results 1 – 13 of 13) sorted by relevance

/Linux-v6.1/drivers/net/wireless/realtek/rtw89/
Dmac.c772 rtw89_write32_mask(rtwdev, regs->hci_fc_ctrl, in hfc_h2c_cfg()
1574 rtw89_write32_mask(rtwdev, reg, B_AX_B0_PRELD_USEMAXSZ_MASK, max_preld_size); in preload_init_set()
1580 rtw89_write32_mask(rtwdev, reg, B_AX_B0_PRELD_NXT_TXENDWIN_MASK, PRELD_NEXT_WND); in preload_init_set()
1581 rtw89_write32_mask(rtwdev, reg, B_AX_B0_PRELD_NXT_RSVMINSZ_MASK, min_rsvd_size); in preload_init_set()
1635 rtw89_write32_mask(rtwdev, R_AX_SS2FINFO_PATH, B_AX_SS_DEST_QUEUE_MASK, in _patch_ss2f_path()
1713 rtw89_write32_mask(rtwdev, R_AX_SEC_DEBUG1, in sec_eng_init()
1801 rtw89_write32_mask(rtwdev, reg, B_AX_SIFS_MACTXEN_T1_MASK, in scheduler_init()
1804 rtw89_write32_mask(rtwdev, reg, B_AX_SIFS_MACTXEN_T1_MASK, in scheduler_init()
1820 rtw89_write32_mask(rtwdev, reg, B_AX_PREBKF_TIME_MASK, in scheduler_init()
1823 rtw89_write32_mask(rtwdev, reg, B_AX_PREBKF_TIME_MASK, in scheduler_init()
[all …]
Drtw8852b.c28 rtw89_write32_mask(rtwdev, R_AX_SPS_DIG_ON_CTRL0, B_AX_REG_ZCDC_H_MASK, 0x1); in rtw8852b_mac_enable_bb_rf()
Dpci.c2382 rtw89_write32_mask(rtwdev, R_AX_PCIE_INIT_CFG2, in rtw89_pci_mode_op()
2387 rtw89_write32_mask(rtwdev, R_AX_PCIE_INIT_CFG1, B_AX_PCIE_MAX_TXDMA_MASK, tx_burst); in rtw89_pci_mode_op()
2388 rtw89_write32_mask(rtwdev, R_AX_PCIE_INIT_CFG1, B_AX_PCIE_MAX_RXDMA_MASK, rx_burst); in rtw89_pci_mode_op()
2390 rtw89_write32_mask(rtwdev, R_AX_HAXI_INIT_CFG1, B_AX_HAXI_MAX_TXDMA_MASK, tx_burst); in rtw89_pci_mode_op()
2391 rtw89_write32_mask(rtwdev, R_AX_HAXI_INIT_CFG1, B_AX_HAXI_MAX_RXDMA_MASK, rx_burst); in rtw89_pci_mode_op()
2406 rtw89_write32_mask(rtwdev, info->exp_ctrl_reg, info->max_tag_num_mask, in rtw89_pci_mode_op()
2410 rtw89_write32_mask(rtwdev, R_AX_PCIE_INIT_CFG2, B_AX_WD_ITVL_IDLE, in rtw89_pci_mode_op()
2412 rtw89_write32_mask(rtwdev, R_AX_PCIE_INIT_CFG2, B_AX_WD_ITVL_ACT, in rtw89_pci_mode_op()
2415 rtw89_write32_mask(rtwdev, R_AX_HAXI_INIT_CFG1, B_AX_WD_ITVL_IDLE_V1_MASK, in rtw89_pci_mode_op()
2417 rtw89_write32_mask(rtwdev, R_AX_HAXI_INIT_CFG1, B_AX_WD_ITVL_ACT_V1_MASK, in rtw89_pci_mode_op()
[all …]
Defuse.c28 rtw89_write32_mask(rtwdev, R_AX_EFUSE_CTRL_1, B_AX_EF_CELL_SEL_MASK, in rtw89_switch_efuse_bank()
Dmac.h759 rtw89_write32_mask(rtwdev, reg, mask, data); in rtw89_write32_port_mask()
922 rtw89_write32_mask(rtwdev, cr, mask, val); in rtw89_mac_txpwr_write32_mask()
Drtw8852c.c1766 rtw89_write32_mask(rtwdev, reg, in rtw8852c_set_channel_bb()
1772 rtw89_write32_mask(rtwdev, reg, in rtw8852c_set_channel_bb()
1966 rtw89_write32_mask(rtwdev, reg, in rtw8852c_set_txpwr_ul_tb_offset()
1971 rtw89_write32_mask(rtwdev, reg, in rtw8852c_set_txpwr_ul_tb_offset()
2954 rtw89_write32_mask(rtwdev, R_AX_AFE_OFF_CTRL1, B_AX_S0_LDO_VSEL_F_MASK, 0x1); in rtw8852c_mac_enable_bb_rf()
2955 rtw89_write32_mask(rtwdev, R_AX_AFE_OFF_CTRL1, B_AX_S1_LDO_VSEL_F_MASK, 0x1); in rtw8852c_mac_enable_bb_rf()
Dphy.h356 rtw89_write32_mask(rtwdev, addr | RTW89_PHY_ADDR_OFFSET, mask, data); in rtw89_phy_write32_mask()
Dmac80211.c240 rtw89_write32_mask(rtwdev, in rtw89_ops_configure_filter()
246 rtw89_write32_mask(rtwdev, in rtw89_ops_configure_filter()
Dfw.c485 rtw89_write32_mask(rtwdev, R_AX_SYS_STATUS1, B_AX_SEL_0XC0_MASK, MAC_DBG_SEL); in rtw89_fw_prog_cnt_dump()
2725 rtw89_write32_mask(rtwdev, in rtw89_hw_scan_start()
2742 rtw89_write32_mask(rtwdev, in rtw89_hw_scan_complete()
Dphy.c2143 rtw89_write32_mask(rtwdev, R_AX_XTAL_ON_CTRL0, reg_mask, val); in rtw89_phy_cfo_set_xcap_reg()
3894 rtw89_write32_mask(rtwdev, reg, regs[i].mask, val); in rtw89_phy_tssi_ctrl_set_fast_mode_cfg()
3956 rtw89_write32_mask(rtwdev, reg, regs[i].mask, data[i]); in rtw89_phy_tssi_ctrl_set_bandedge_cfg()
3960 rtw89_write32_mask(rtwdev, reg, B_AX_BANDEDGE_CFG_IDX_MASK, bandedge_cfg); in rtw89_phy_tssi_ctrl_set_bandedge_cfg()
Drtw8852a.c1373 rtw89_write32_mask(rtwdev, reg, B_AX_PWR_UL_TB_1T_MASK, val_1t); in rtw8852a_set_txpwr_ul_tb_offset()
1376 rtw89_write32_mask(rtwdev, reg, B_AX_PWR_UL_TB_2T_MASK, val_2t); in rtw8852a_set_txpwr_ul_tb_offset()
Ddebug.c2016 rtw89_write32_mask(rtwdev, info->sel_addr, in rtw89_debug_mac_dbg_port_dump()
Dcore.h3722 rtw89_write32_mask(struct rtw89_dev *rtwdev, u32 addr, u32 mask, u32 data) in rtw89_write32_mask() function