Home
last modified time | relevance | path

Searched refs:GATE_PERI1 (Results 1 – 6 of 6) sorted by relevance

/Linux-v6.1/drivers/clk/mediatek/
Dclk-mt8135.c450 #define GATE_PERI1(_id, _name, _parent, _shift) { \ macro
494 GATE_PERI1(CLK_PERI_USBSLV, "usbslv_ck", "axi_sel", 8),
495 GATE_PERI1(CLK_PERI_USB1_MCU, "usb1_mcu_ck", "axi_sel", 7),
496 GATE_PERI1(CLK_PERI_USB0_MCU, "usb0_mcu_ck", "axi_sel", 6),
497 GATE_PERI1(CLK_PERI_GCPU, "gcpu_ck", "gcpu_sel", 5),
498 GATE_PERI1(CLK_PERI_FHCTL, "fhctl_ck", "clk26m", 4),
499 GATE_PERI1(CLK_PERI_SPI1, "spi1_ck", "spi_sel", 3),
500 GATE_PERI1(CLK_PERI_AUXADC, "auxadc_ck", "clk26m", 2),
501 GATE_PERI1(CLK_PERI_PERI_PWRAP, "peri_pwrap_ck", "axi_sel", 1),
502 GATE_PERI1(CLK_PERI_I2C6, "i2c6_ck", "axi_sel", 0),
Dclk-mt2701.c834 #define GATE_PERI1(_id, _name, _parent, _shift) { \ macro
877 GATE_PERI1(CLK_PERI_FCI, "fci_ck", "ms_card_sel", 11),
878 GATE_PERI1(CLK_PERI_SPI2, "spi2_ck", "spi2_sel", 10),
879 GATE_PERI1(CLK_PERI_SPI1, "spi1_ck", "spi1_sel", 9),
880 GATE_PERI1(CLK_PERI_HOST89_DVD, "host89_dvd_ck", "aud2dvd_sel", 8),
881 GATE_PERI1(CLK_PERI_HOST89_SPI, "host89_spi_ck", "spi0_sel", 7),
882 GATE_PERI1(CLK_PERI_HOST89_INT, "host89_int_ck", "axi_sel", 6),
883 GATE_PERI1(CLK_PERI_FLASH, "flash_ck", "nfi2x_sel", 5),
884 GATE_PERI1(CLK_PERI_NFI_PAD, "nfi_pad_ck", "nfi1x_pad", 4),
885 GATE_PERI1(CLK_PERI_NFI_ECC, "nfi_ecc_ck", "nfi1x_pad", 3),
[all …]
Dclk-mt2712.c1047 #define GATE_PERI1(_id, _name, _parent, _shift) { \ macro
1122 GATE_PERI1(CLK_PERI_SPI, "per_spi",
1124 GATE_PERI1(CLK_PERI_I2C5, "per_i2c5",
1126 GATE_PERI1(CLK_PERI_SPI2, "per_spi2",
1128 GATE_PERI1(CLK_PERI_SPI3, "per_spi3",
1130 GATE_PERI1(CLK_PERI_SPI5, "per_spi5",
1132 GATE_PERI1(CLK_PERI_UART4, "per_uart4",
1134 GATE_PERI1(CLK_PERI_SFLASH, "per_sflash",
1136 GATE_PERI1(CLK_PERI_GMAC, "per_gmac",
1138 GATE_PERI1(CLK_PERI_PCIE0, "per_pcie0",
[all …]
Dclk-mt7622.c98 #define GATE_PERI1(_id, _name, _parent, _shift) { \ macro
505 GATE_PERI1(CLK_PERI_FLASH_PD, "peri_flash_pd", "flash_sel", 1),
506 GATE_PERI1(CLK_PERI_IRTX_PD, "peri_irtx_pd", "irtx_sel", 2),
Dclk-mt8173.c671 #define GATE_PERI1(_id, _name, _parent, _shift) { \ macro
715 GATE_PERI1(CLK_PERI_SPI, "peri_spi", "spi_sel", 0),
716 GATE_PERI1(CLK_PERI_IRRX, "peri_irrx", "spi_sel", 1),
717 GATE_PERI1(CLK_PERI_I2C6, "peri_i2c6", "axi_sel", 2),
Dclk-mt7629.c80 #define GATE_PERI1(_id, _name, _parent, _shift) { \ macro
477 GATE_PERI1(CLK_PERI_FLASH_PD, "peri_flash_pd", "flash", 1),