Searched refs:CLK_TOP_MEM_SEL (Results 1 – 18 of 18) sorted by relevance
| /Linux-v6.1/include/dt-bindings/clock/ |
| D | mt8135-clk.h | 89 #define CLK_TOP_MEM_SEL 78 macro
|
| D | mt7629-clk.h | 84 #define CLK_TOP_MEM_SEL 74 macro
|
| D | mt7622-clk.h | 69 #define CLK_TOP_MEM_SEL 57 macro
|
| D | mediatek,mt6795-clk.h | 91 #define CLK_TOP_MEM_SEL 80 macro
|
| D | mt6765-clk.h | 132 #define CLK_TOP_MEM_SEL 97 macro
|
| D | mt8173-clk.h | 93 #define CLK_TOP_MEM_SEL 83 macro
|
| D | mediatek,mt8365-clk.h | 72 #define CLK_TOP_MEM_SEL 62 macro
|
| D | mt2712-clk.h | 131 #define CLK_TOP_MEM_SEL 100 macro
|
| D | mt2701-clk.h | 89 #define CLK_TOP_MEM_SEL 78 macro
|
| /Linux-v6.1/drivers/clk/mediatek/ |
| D | clk-mt7629.c | 490 MUX_GATE(CLK_TOP_MEM_SEL, "mem_sel", mem_parents,
595 clk_prepare_enable(clk_data->hws[CLK_TOP_MEM_SEL]->clk); in mtk_topckgen_init()
|
| D | clk-mt7622.c | 518 MUX_GATE(CLK_TOP_MEM_SEL, "mem_sel", mem_parents,
659 clk_prepare_enable(clk_data->hws[CLK_TOP_MEM_SEL]->clk); in mtk_topckgen_init()
|
| D | clk-mt6795-topckgen.c | 454 TOP_MUX_GATE_NOSR(CLK_TOP_MEM_SEL, "mem_sel", mem_parents,
|
| D | clk-mt8173.c | 544 MUX(CLK_TOP_MEM_SEL, "mem_sel", mem_parents, 0x0040, 8, 1),
850 clk_prepare_enable(mt8173_top_clk_data->hws[CLK_TOP_MEM_SEL]->clk); in mtk_clk_enable_critical()
|
| D | clk-mt8135.c | 376 MUX_GATE(CLK_TOP_MEM_SEL, "mem_sel", mem_parents, 0x0158, 0, 2, 7),
|
| D | clk-mt2701.c | 491 MUX_GATE_FLAGS(CLK_TOP_MEM_SEL, "mem_sel", mem_parents,
|
| D | clk-mt2712.c | 741 MUX_GATE_FLAGS(CLK_TOP_MEM_SEL, "mem_sel", mem_parents, 0x040, 8, 1,
|
| D | clk-mt6765.c | 371 MUX_GATE_CLR_SET_UPD_FLAGS(CLK_TOP_MEM_SEL, "mem_sel", mem_parents,
|
| D | clk-mt8365.c | 421 MUX_GATE_CLR_SET_UPD(CLK_TOP_MEM_SEL, "mem_sel", mem_parents, 0x040,
|
