/Linux-v5.4/arch/arm64/include/asm/ |
D | arch_gicv3.h | 123 #define gic_write_irouter(v, c) writeq_relaxed(v, c) 125 #define gic_write_lpir(v, c) writeq_relaxed(v, c) 130 #define gits_write_baser(v, c) writeq_relaxed(v, c) 133 #define gits_write_cbaser(v, c) writeq_relaxed(v, c) 135 #define gits_write_cwriter(v, c) writeq_relaxed(v, c) 138 #define gicr_write_propbaser(v, c) writeq_relaxed(v, c) 140 #define gicr_write_pendbaser(v, c) writeq_relaxed(v, c) 143 #define gits_write_vpropbaser(v, c) writeq_relaxed(v, c) 145 #define gits_write_vpendbaser(v, c) writeq_relaxed(v, c)
|
D | io.h | 127 #define writeq_relaxed(v,c) ((void)__raw_writeq((__force u64)cpu_to_le64(v),(c))) macro 142 #define writeq(v,c) ({ __iowmb(); writeq_relaxed((v),(c)); })
|
/Linux-v5.4/drivers/net/ethernet/cavium/thunder/ |
D | thunder_xcv.c | 72 writeq_relaxed(cfg, xcv->reg_base + XCV_RESET); in xcv_init_hw() 77 writeq_relaxed(cfg, xcv->reg_base + XCV_RESET); in xcv_init_hw() 87 writeq_relaxed(cfg, xcv->reg_base + XCV_DLL_CTL); in xcv_init_hw() 94 writeq_relaxed(cfg, xcv->reg_base + XCV_RESET); in xcv_init_hw() 102 writeq_relaxed(cfg, xcv->reg_base + XCV_RESET); in xcv_init_hw() 106 writeq_relaxed(cfg, xcv->reg_base + XCV_RESET); in xcv_init_hw() 130 writeq_relaxed(cfg, xcv->reg_base + XCV_CTL); in xcv_setup_link() 135 writeq_relaxed(cfg, xcv->reg_base + XCV_RESET); in xcv_setup_link() 140 writeq_relaxed(cfg, xcv->reg_base + XCV_RESET); in xcv_setup_link() 143 writeq_relaxed(0x01, xcv->reg_base + XCV_BATCH_CRD_RET); in xcv_setup_link() [all …]
|
D | nic_main.c | 90 writeq_relaxed(val, nic->reg_base + offset); in nic_reg_write() 146 writeq_relaxed(msg[0], mbx_addr); in nic_send_msg_to_vf() 147 writeq_relaxed(msg[1], mbx_addr + 8); in nic_send_msg_to_vf() 149 writeq_relaxed(msg[1], mbx_addr + 8); in nic_send_msg_to_vf() 150 writeq_relaxed(msg[0], mbx_addr); in nic_send_msg_to_vf()
|
/Linux-v5.4/include/linux/ |
D | io-64-nonatomic-hi-lo.h | 54 #ifndef writeq_relaxed 55 #define writeq_relaxed hi_lo_writeq_relaxed macro
|
D | io-64-nonatomic-lo-hi.h | 54 #ifndef writeq_relaxed 55 #define writeq_relaxed lo_hi_writeq_relaxed macro
|
/Linux-v5.4/arch/arm64/kernel/ |
D | smp_spin_table.c | 91 writeq_relaxed(__pa_symbol(secondary_holding_pen), release_addr); in smp_spin_table_cpu_prepare()
|
D | acpi_parking_protocol.c | 102 writeq_relaxed(__pa_symbol(secondary_entry), &mailbox->entry_point); in acpi_parking_protocol_cpu_boot()
|
/Linux-v5.4/drivers/perf/ |
D | arm_smmuv3_pmu.c | 649 writeq_relaxed(doorbell, pmu->reg_base + SMMU_PMCG_IRQ_CFG0); in smmu_pmu_write_msi_msg() 662 writeq_relaxed(0, pmu->reg_base + SMMU_PMCG_IRQ_CFG0); in smmu_pmu_setup_msi() 703 writeq_relaxed(counter_present_mask, in smmu_pmu_reset() 705 writeq_relaxed(counter_present_mask, in smmu_pmu_reset() 707 writeq_relaxed(counter_present_mask, in smmu_pmu_reset()
|
/Linux-v5.4/include/asm-generic/ |
D | io.h | 303 #if defined(writeq) && !defined(writeq_relaxed) 304 #define writeq_relaxed writeq_relaxed macro 305 static inline void writeq_relaxed(u64 value, volatile void __iomem *addr) in writeq_relaxed() function
|
/Linux-v5.4/arch/sh/include/asm/ |
D | io.h | 48 #define writeq_relaxed(v,c) ((void)__raw_writeq((__force u64)ioswabq(v),c)) macro 58 #define writeq(v,a) ({ wmb(); writeq_relaxed((v),(a)); })
|
/Linux-v5.4/drivers/hwtracing/coresight/ |
D | coresight-etm4x.c | 160 writeq_relaxed(config->addr_val[i], in etm4_enable_hw() 162 writeq_relaxed(config->addr_acc[i], in etm4_enable_hw() 166 writeq_relaxed(config->ctxid_pid[i], in etm4_enable_hw() 172 writeq_relaxed(config->vmid_val[i], in etm4_enable_hw()
|
/Linux-v5.4/drivers/bus/fsl-mc/ |
D | mc-sys.c | 109 writeq_relaxed(le64_to_cpu(cmd->params[i]), &portal->params[i]); in mc_write_command()
|
/Linux-v5.4/drivers/staging/gasket/ |
D | gasket_core.h | 588 writeq_relaxed(value, &dev->bar_data[bar].virt_base[location]); in gasket_dev_write_64()
|
/Linux-v5.4/drivers/hwtracing/intel_th/ |
D | sth.c | 45 writeq_relaxed(*(u64 *)payload, dest); in sth_iowrite()
|
/Linux-v5.4/arch/parisc/include/asm/ |
D | io.h | 230 #define writeq_relaxed(q, addr) writeq(q, addr) macro
|
/Linux-v5.4/drivers/iommu/ |
D | arm-smmu-v3.c | 3014 writeq_relaxed(doorbell, smmu->base + cfg[0]); in arm_smmu_write_msi_msg() 3026 writeq_relaxed(0, smmu->base + ARM_SMMU_GERROR_IRQ_CFG0); in arm_smmu_setup_msis() 3027 writeq_relaxed(0, smmu->base + ARM_SMMU_EVTQ_IRQ_CFG0); in arm_smmu_setup_msis() 3030 writeq_relaxed(0, smmu->base + ARM_SMMU_PRIQ_IRQ_CFG0); in arm_smmu_setup_msis() 3199 writeq_relaxed(smmu->strtab_cfg.strtab_base, in arm_smmu_device_reset() 3205 writeq_relaxed(smmu->cmdq.q.q_base, smmu->base + ARM_SMMU_CMDQ_BASE); in arm_smmu_device_reset() 3233 writeq_relaxed(smmu->evtq.q.q_base, smmu->base + ARM_SMMU_EVTQ_BASE); in arm_smmu_device_reset() 3249 writeq_relaxed(smmu->priq.q.q_base, in arm_smmu_device_reset()
|
D | arm-smmu.h | 374 writeq_relaxed(val, arm_smmu_page(smmu, page) + offset); in arm_smmu_writeq()
|
/Linux-v5.4/arch/x86/include/asm/ |
D | io.h | 101 #define writeq_relaxed(v, a) __writeq(v, a) macro
|
/Linux-v5.4/arch/sparc/include/asm/ |
D | io_64.h | 186 #define writeq_relaxed writeq macro
|
/Linux-v5.4/drivers/mmc/host/ |
D | dw_mmc.h | 477 writeq_relaxed((value), (dev)->regs + SDMMC_##reg)
|
/Linux-v5.4/arch/riscv/include/asm/ |
D | io.h | 138 #define writeq_relaxed(v,c) ({ __io_rbw(); writeq_cpu((v),(c)); __io_raw(); }) macro
|
/Linux-v5.4/arch/mips/include/asm/ |
D | io.h | 491 #define writeq_relaxed __relaxed_writeq in BUILDIO_MEM() macro
|
/Linux-v5.4/arch/alpha/include/asm/ |
D | io.h | 509 #define writeq_relaxed(b, addr) __raw_writeq(b, addr) macro
|
/Linux-v5.4/drivers/irqchip/ |
D | irq-ti-sci-inta.c | 368 writeq_relaxed(BIT(event_desc->vint_bit), in ti_sci_inta_manage_event()
|