Home
last modified time | relevance | path

Searched refs:vreg (Results 1 – 25 of 45) sorted by relevance

12

/Linux-v5.4/drivers/regulator/
Dqcom_spmi-regulator.c535 static inline int spmi_vreg_read(struct spmi_regulator *vreg, u16 addr, u8 *buf, in spmi_vreg_read() argument
538 return regmap_bulk_read(vreg->regmap, vreg->base + addr, buf, len); in spmi_vreg_read()
541 static inline int spmi_vreg_write(struct spmi_regulator *vreg, u16 addr, in spmi_vreg_write() argument
544 return regmap_bulk_write(vreg->regmap, vreg->base + addr, buf, len); in spmi_vreg_write()
547 static int spmi_vreg_update_bits(struct spmi_regulator *vreg, u16 addr, u8 val, in spmi_vreg_update_bits() argument
550 return regmap_update_bits(vreg->regmap, vreg->base + addr, mask, val); in spmi_vreg_update_bits()
555 struct spmi_regulator *vreg = rdev_get_drvdata(rdev); in spmi_regulator_vs_enable() local
557 if (vreg->ocp_irq) { in spmi_regulator_vs_enable()
558 vreg->ocp_count = 0; in spmi_regulator_vs_enable()
559 vreg->vs_enable_time = ktime_get(); in spmi_regulator_vs_enable()
[all …]
Dqcom_rpm-regulator.c189 static int rpm_reg_write(struct qcom_rpm_reg *vreg, in rpm_reg_write() argument
196 vreg->val[req->word] &= ~req->mask; in rpm_reg_write()
197 vreg->val[req->word] |= value << req->shift; in rpm_reg_write()
199 return qcom_rpm_write(vreg->rpm, in rpm_reg_write()
201 vreg->resource, in rpm_reg_write()
202 vreg->val, in rpm_reg_write()
203 vreg->parts->request_len); in rpm_reg_write()
209 struct qcom_rpm_reg *vreg = rdev_get_drvdata(rdev); in rpm_reg_set_mV_sel() local
210 const struct rpm_reg_parts *parts = vreg->parts; in rpm_reg_set_mV_sel()
222 mutex_lock(&vreg->lock); in rpm_reg_set_mV_sel()
[all …]
Dqcom-rpmh-regulator.c161 static int rpmh_regulator_send_request(struct rpmh_vreg *vreg, in rpmh_regulator_send_request() argument
166 if (wait_for_ack || vreg->always_wait_for_ack) in rpmh_regulator_send_request()
167 ret = rpmh_write(vreg->dev, RPMH_ACTIVE_ONLY_STATE, cmd, 1); in rpmh_regulator_send_request()
169 ret = rpmh_write_async(vreg->dev, RPMH_ACTIVE_ONLY_STATE, cmd, in rpmh_regulator_send_request()
178 struct rpmh_vreg *vreg = rdev_get_drvdata(rdev); in _rpmh_regulator_vrm_set_voltage_sel() local
180 .addr = vreg->addr + RPMH_REGULATOR_REG_VRM_VOLTAGE, in _rpmh_regulator_vrm_set_voltage_sel()
188 ret = rpmh_regulator_send_request(vreg, &cmd, wait_for_ack); in _rpmh_regulator_vrm_set_voltage_sel()
190 vreg->voltage_selector = selector; in _rpmh_regulator_vrm_set_voltage_sel()
198 struct rpmh_vreg *vreg = rdev_get_drvdata(rdev); in rpmh_regulator_vrm_set_voltage_sel() local
200 if (vreg->enabled == -EINVAL) { in rpmh_regulator_vrm_set_voltage_sel()
[all …]
Dqcom_smd-regulator.c43 static int rpm_reg_write_active(struct qcom_rpm_reg *vreg) in rpm_reg_write_active() argument
49 if (vreg->enabled_updated) { in rpm_reg_write_active()
52 req[reqlen].value = cpu_to_le32(vreg->is_enabled); in rpm_reg_write_active()
56 if (vreg->uv_updated && vreg->is_enabled) { in rpm_reg_write_active()
59 req[reqlen].value = cpu_to_le32(vreg->uV); in rpm_reg_write_active()
63 if (vreg->load_updated && vreg->is_enabled) { in rpm_reg_write_active()
66 req[reqlen].value = cpu_to_le32(vreg->load / 1000); in rpm_reg_write_active()
73 ret = qcom_rpm_smd_write(vreg->rpm, QCOM_SMD_RPM_ACTIVE_STATE, in rpm_reg_write_active()
74 vreg->type, vreg->id, in rpm_reg_write_active()
77 vreg->enabled_updated = 0; in rpm_reg_write_active()
[all …]
Dpcap-regulator.c148 struct pcap_regulator *vreg = &vreg_table[rdev_get_id(rdev)]; in pcap_regulator_set_voltage_sel() local
155 return ezx_pcap_set_bits(pcap, vreg->reg, in pcap_regulator_set_voltage_sel()
156 (rdev->desc->n_voltages - 1) << vreg->index, in pcap_regulator_set_voltage_sel()
157 selector << vreg->index); in pcap_regulator_set_voltage_sel()
162 struct pcap_regulator *vreg = &vreg_table[rdev_get_id(rdev)]; in pcap_regulator_get_voltage_sel() local
169 ezx_pcap_read(pcap, vreg->reg, &tmp); in pcap_regulator_get_voltage_sel()
170 tmp = ((tmp >> vreg->index) & (rdev->desc->n_voltages - 1)); in pcap_regulator_get_voltage_sel()
176 struct pcap_regulator *vreg = &vreg_table[rdev_get_id(rdev)]; in pcap_regulator_enable() local
179 if (vreg->en == NA) in pcap_regulator_enable()
182 return ezx_pcap_set_bits(pcap, vreg->reg, 1 << vreg->en, 1 << vreg->en); in pcap_regulator_enable()
[all …]
Dmt6358-regulator.c40 #define MT6358_BUCK(match, vreg, min, max, step, \ argument
43 [MT6358_ID_##vreg] = { \
45 .name = #vreg, \
49 .id = MT6358_ID_##vreg, \
54 .vsel_reg = MT6358_BUCK_##vreg##_ELR0, \
56 .enable_reg = MT6358_BUCK_##vreg##_CON0, \
60 .status_reg = MT6358_BUCK_##vreg##_DBG1, \
70 #define MT6358_LDO(match, vreg, ldo_volt_table, \ argument
73 [MT6358_ID_##vreg] = { \
75 .name = #vreg, \
[all …]
D88pm8607.c247 #define PM8607_DVC(vreg, ureg, ubit, ereg, ebit) \ argument
250 .name = #vreg, \
251 .of_match = of_match_ptr(#vreg), \
255 .id = PM8607_ID_##vreg, \
257 .volt_table = vreg##_table, \
258 .n_voltages = ARRAY_SIZE(vreg##_table), \
259 .vsel_reg = PM8607_##vreg, \
260 .vsel_mask = ARRAY_SIZE(vreg##_table) - 1, \
267 .vol_suspend = (unsigned int *)&vreg##_suspend_table, \
270 #define PM8607_LDO(_id, vreg, shift, ereg, ebit) \ argument
[all …]
Dmt6380-regulator.c91 #define MT6380_BUCK(match, vreg, min, max, step, volt_ranges, enreg, \ argument
94 [MT6380_ID_##vreg] = { \
96 .name = #vreg, \
100 .id = MT6380_ID_##vreg, \
115 #define MT6380_LDO(match, vreg, ldo_volt_table, enreg, enbit, vosel, \ argument
117 [MT6380_ID_##vreg] = { \
119 .name = #vreg, \
123 .id = MT6380_ID_##vreg, \
136 #define MT6380_REG_FIXED(match, vreg, enreg, enbit, volt, \ argument
138 [MT6380_ID_##vreg] = { \
[all …]
Dmt6323-regulator.c39 #define MT6323_BUCK(match, vreg, min, max, step, volt_ranges, enreg, \ argument
41 [MT6323_ID_##vreg] = { \
43 .name = #vreg, \
47 .id = MT6323_ID_##vreg, \
63 #define MT6323_LDO(match, vreg, ldo_volt_table, enreg, enbit, vosel, \ argument
65 [MT6323_ID_##vreg] = { \
67 .name = #vreg, \
71 .id = MT6323_ID_##vreg, \
85 #define MT6323_REG_FIXED(match, vreg, enreg, enbit, volt, \ argument
87 [MT6323_ID_##vreg] = { \
[all …]
Dmt6397-regulator.c40 #define MT6397_BUCK(match, vreg, min, max, step, volt_ranges, enreg, \ argument
43 [MT6397_ID_##vreg] = { \
45 .name = #vreg, \
49 .id = MT6397_ID_##vreg, \
68 #define MT6397_LDO(match, vreg, ldo_volt_table, enreg, enbit, vosel, \ argument
70 [MT6397_ID_##vreg] = { \
72 .name = #vreg, \
76 .id = MT6397_ID_##vreg, \
88 #define MT6397_REG_FIXED(match, vreg, enreg, enbit, volt) \ argument
89 [MT6397_ID_##vreg] = { \
[all …]
D88pm800-regulator.c86 #define PM800_BUCK(match, vreg, ereg, ebit, amax, volt_ranges, n_volt) \ argument
89 .name = #vreg, \
94 .id = PM800_ID_##vreg, \
99 .vsel_reg = PM800_##vreg, \
116 #define PM800_LDO(match, vreg, ereg, ebit, amax, ldo_volt_table) \ argument
119 .name = #vreg, \
124 .id = PM800_ID_##vreg, \
127 .vsel_reg = PM800_##vreg##_VOUT, \
Dda903x.c309 #define DA903x_LDO(_pmic, _id, min, max, step, vreg, shift, nbits, ereg, ebit) \ argument
322 .vol_reg = _pmic##_##vreg, \
329 #define DA903x_DVC(_pmic, _id, min, max, step, vreg, nbits, ureg, ubit, ereg, ebit) \ argument
342 .vol_reg = _pmic##_##vreg, \
351 #define DA9034_LDO(_id, min, max, step, vreg, shift, nbits, ereg, ebit) \ argument
352 DA903x_LDO(DA9034, _id, min, max, step, vreg, shift, nbits, ereg, ebit)
354 #define DA9030_LDO(_id, min, max, step, vreg, shift, nbits, ereg, ebit) \ argument
355 DA903x_LDO(DA9030, _id, min, max, step, vreg, shift, nbits, ereg, ebit)
357 #define DA9030_DVC(_id, min, max, step, vreg, nbits, ureg, ubit, ereg, ebit) \ argument
358 DA903x_DVC(DA9030, _id, min, max, step, vreg, nbits, ureg, ubit, \
[all …]
Dhi6421-regulator.c129 #define HI6421_LDO(_id, _match, v_table, vreg, vmask, ereg, emask, \ argument
142 .vsel_reg = HI6421_REG_TO_BUS_ADDR(vreg), \
168 #define HI6421_LDO_LINEAR(_id, _match, _min_uV, n_volt, vstep, vreg, vmask,\ argument
182 .vsel_reg = HI6421_REG_TO_BUS_ADDR(vreg), \
208 #define HI6421_LDO_LINEAR_RANGE(_id, _match, n_volt, volt_ranges, vreg, vmask,\ argument
222 .vsel_reg = HI6421_REG_TO_BUS_ADDR(vreg), \
245 #define HI6421_BUCK012(_id, _match, vreg, vmask, ereg, emask, sleepmask,\ argument
259 .vsel_reg = HI6421_REG_TO_BUS_ADDR(vreg), \
282 #define HI6421_BUCK345(_id, _match, v_table, vreg, vmask, ereg, emask, \ argument
295 .vsel_reg = HI6421_REG_TO_BUS_ADDR(vreg), \
Dtps6586x-regulator.c109 #define TPS6586X_REGULATOR(_id, _ops, _pin_name, vdata, vreg, shift, nbits, \ argument
122 .vsel_reg = TPS6586X_##vreg, \
133 uv_step, vreg, shift, nbits, ereg0, \ argument
147 .vsel_reg = TPS6586X_##vreg, \
157 #define TPS6586X_LDO(_id, _pname, vdata, vreg, shift, nbits, \ argument
160 TPS6586X_REGULATOR(_id, rw, _pname, vdata, vreg, shift, nbits, \
164 #define TPS6586X_LDO_LINEAR(_id, _pname, n_volt, min_uv, uv_step, vreg, \ argument
168 min_uv, uv_step, vreg, shift, nbits, \
172 #define TPS6586X_FIXED_LDO(_id, _pname, vdata, vreg, shift, nbits, \ argument
175 TPS6586X_REGULATOR(_id, ro, _pname, vdata, vreg, shift, nbits, \
[all …]
Dhi655x-regulator.c107 #define HI655X_LDO(_ID, vreg, vmask, ereg, dreg, \ argument
119 .vsel_reg = HI655X_BUS_ADDR(vreg), \
128 #define HI655X_LDO_LINEAR(_ID, vreg, vmask, ereg, dreg, \ argument
141 .vsel_reg = HI655X_BUS_ADDR(vreg), \
Dhi6421v530-regulator.c73 #define HI6421V530_LDO(_ID, v_table, vreg, vmask, ereg, emask, \ argument
85 .vsel_reg = HI6421_REG_TO_BUS_ADDR(vreg), \
/Linux-v5.4/drivers/phy/qualcomm/
Dphy-qcom-ufs.c220 struct ufs_qcom_phy_vreg *vreg, in ufs_qcom_phy_init_vreg() argument
227 vreg->name = name; in ufs_qcom_phy_init_vreg()
228 vreg->reg = devm_regulator_get(dev, name); in ufs_qcom_phy_init_vreg()
229 if (IS_ERR(vreg->reg)) { in ufs_qcom_phy_init_vreg()
230 err = PTR_ERR(vreg->reg); in ufs_qcom_phy_init_vreg()
238 prop_name, &vreg->max_uA); in ufs_qcom_phy_init_vreg()
243 } else if (err == -EINVAL || !vreg->max_uA) { in ufs_qcom_phy_init_vreg()
244 if (regulator_count_voltages(vreg->reg) > 0) { in ufs_qcom_phy_init_vreg()
254 vreg->max_uV = VDDA_PLL_MAX_UV; in ufs_qcom_phy_init_vreg()
255 vreg->min_uV = VDDA_PLL_MIN_UV; in ufs_qcom_phy_init_vreg()
[all …]
/Linux-v5.4/drivers/scsi/ufs/
Dufshcd-pltfrm.c134 struct ufs_vreg *vreg = NULL; in ufshcd_populate_vreg() local
149 vreg = devm_kzalloc(dev, sizeof(*vreg), GFP_KERNEL); in ufshcd_populate_vreg()
150 if (!vreg) in ufshcd_populate_vreg()
153 vreg->name = kstrdup(name, GFP_KERNEL); in ufshcd_populate_vreg()
156 if (of_property_read_u32(np, prop_name, &vreg->max_uA)) { in ufshcd_populate_vreg()
158 vreg->max_uA = 0; in ufshcd_populate_vreg()
163 vreg->min_uV = UFS_VREG_VCC_1P8_MIN_UV; in ufshcd_populate_vreg()
164 vreg->max_uV = UFS_VREG_VCC_1P8_MAX_UV; in ufshcd_populate_vreg()
166 vreg->min_uV = UFS_VREG_VCC_MIN_UV; in ufshcd_populate_vreg()
167 vreg->max_uV = UFS_VREG_VCC_MAX_UV; in ufshcd_populate_vreg()
[all …]
/Linux-v5.4/drivers/hwmon/pmbus/
Dzl6100.c132 int ret, vreg; in zl6100_read_word_data() local
152 vreg = MFR_READ_VMON; in zl6100_read_word_data()
156 vreg = MFR_VMON_OV_FAULT_LIMIT; in zl6100_read_word_data()
160 vreg = MFR_VMON_UV_FAULT_LIMIT; in zl6100_read_word_data()
165 vreg = reg; in zl6100_read_word_data()
170 ret = pmbus_read_word_data(client, page, vreg); in zl6100_read_word_data()
230 int ret, vreg; in zl6100_write_word_data() local
238 vreg = MFR_VMON_OV_FAULT_LIMIT; in zl6100_write_word_data()
242 vreg = MFR_VMON_OV_FAULT_LIMIT; in zl6100_write_word_data()
247 vreg = MFR_VMON_UV_FAULT_LIMIT; in zl6100_write_word_data()
[all …]
/Linux-v5.4/drivers/gpu/drm/i915/gvt/
Ddebugfs.c39 u32 vreg; member
64 u32 preg, vreg; in mmio_diff_handler() local
67 vreg = vgpu_vreg(param->vgpu, offset); in mmio_diff_handler()
69 if (preg != vreg) { in mmio_diff_handler()
76 node->vreg = vreg; in mmio_diff_handler()
114 u32 diff = node->preg ^ node->vreg; in vgpu_mmio_diff_show()
117 node->offset, node->preg, node->vreg, in vgpu_mmio_diff_show()
Dmmio.c241 memcpy(vgpu->mmio.vreg, mmio, info->mmio_size); in intel_vgpu_reset_mmio()
281 memcpy(vgpu->mmio.vreg, mmio, GVT_GEN8_MMIO_RESET_OFFSET); in intel_vgpu_reset_mmio()
297 vgpu->mmio.vreg = vzalloc(info->mmio_size); in intel_vgpu_init_mmio()
298 if (!vgpu->mmio.vreg) in intel_vgpu_init_mmio()
313 vfree(vgpu->mmio.vreg); in intel_vgpu_clean_mmio()
314 vgpu->mmio.vreg = NULL; in intel_vgpu_clean_mmio()
/Linux-v5.4/arch/powerpc/boot/
Dcpm-serial.c201 void *vreg[2]; in cpm_console_init() local
233 if (dt_get_virtual_reg(devp, vreg, 2) < 2) in cpm_console_init()
237 smc = vreg[0]; in cpm_console_init()
239 scc = vreg[0]; in cpm_console_init()
241 param = vreg[1]; in cpm_console_init()
/Linux-v5.4/arch/arm64/kernel/
Dsignal32.c119 union __fpsimd_vreg vreg = { in compat_preserve_vfp_context() local
123 __put_user_error(vreg.lo, &frame->ufp.fpregs[i], err); in compat_preserve_vfp_context()
124 __put_user_error(vreg.hi, &frame->ufp.fpregs[i + 1], err); in compat_preserve_vfp_context()
162 union __fpsimd_vreg vreg; in compat_restore_vfp_context() local
164 __get_user_error(vreg.lo, &frame->ufp.fpregs[i], err); in compat_restore_vfp_context()
165 __get_user_error(vreg.hi, &frame->ufp.fpregs[i + 1], err); in compat_restore_vfp_context()
166 fpsimd.vregs[i >> 1] = vreg.raw; in compat_restore_vfp_context()
/Linux-v5.4/Documentation/devicetree/bindings/net/ieee802154/
Dcc2520.txt14 - vreg-gpio: GPIO spec for the VREG pin
31 vreg-gpio = <&gpio0 31 0>;
/Linux-v5.4/include/linux/spi/
Dcc2520.h18 int vreg; member

12