Home
last modified time | relevance | path

Searched refs:mc_readl (Results 1 – 3 of 3) sorted by relevance

/Linux-v5.4/drivers/memory/tegra/
Dmc.c85 value = mc_readl(mc, rst->control) | BIT(rst->bit); in tegra_mc_block_dma_common()
96 return (mc_readl(mc, rst->status) & BIT(rst->bit)) != 0; in tegra_mc_dma_idling_common()
107 value = mc_readl(mc, rst->control) & ~BIT(rst->bit); in tegra_mc_unblock_dma_common()
118 return (mc_readl(mc, rst->control) & BIT(rst->bit)) != 0; in tegra_mc_reset_status_common()
288 value = mc_readl(mc, MC_EMEM_ARB_CFG); in tegra_mc_setup_latency_allowance()
298 value = mc_readl(mc, la->reg); in tegra_mc_setup_latency_allowance()
336 dram_count = mc_readl(mc, MC_EMEM_ADR_CFG); in tegra_mc_get_emem_device_count()
461 status = mc_readl(mc, MC_INTSTATUS) & mc->soc->intmask; in tegra_mc_irq()
475 value = mc_readl(mc, MC_ERR_STATUS); in tegra_mc_irq()
537 value = mc_readl(mc, MC_ERR_ADR); in tegra_mc_irq()
[all …]
Dtegra20.c206 value = mc_readl(mc, rst->reset); in tegra20_mc_hotreset_assert()
222 value = mc_readl(mc, rst->reset); in tegra20_mc_hotreset_deassert()
238 value = mc_readl(mc, rst->control) & ~BIT(rst->bit); in tegra20_mc_block_dma()
249 return mc_readl(mc, rst->status) == 0; in tegra20_mc_dma_idling()
255 return (mc_readl(mc, rst->reset) & BIT(rst->bit)) == 0; in tegra20_mc_reset_status()
266 value = mc_readl(mc, rst->control) | BIT(rst->bit); in tegra20_mc_unblock_dma()
Dmc.h24 static inline u32 mc_readl(struct tegra_mc *mc, unsigned long offset) in mc_readl() function