Searched refs:etm (Results 1 – 25 of 38) sorted by relevance
12
84 struct cs_etm_auxtrace *etm; member97 static int cs_etm__update_queues(struct cs_etm_auxtrace *etm);98 static int cs_etm__process_queues(struct cs_etm_auxtrace *etm);99 static int cs_etm__process_timeless_queues(struct cs_etm_auxtrace *etm,236 struct cs_etm_auxtrace *etm = etmq->etm; in cs_etm__init_traceid_queue() local240 queue = &etmq->etm->queues.queue_array[etmq->queue_nr]; in cs_etm__init_traceid_queue()253 if (etm->synth_opts.last_branch) { in cs_etm__init_traceid_queue()256 sz += etm->synth_opts.last_branch_sz * in cs_etm__init_traceid_queue()288 struct cs_etm_auxtrace *etm = etmq->etm; in cs_etm__etmq_get_traceid_queue() local290 if (etm->timeless_decoding) in cs_etm__etmq_get_traceid_queue()[all …]
107 perf-$(CONFIG_AUXTRACE) += cs-etm.o108 perf-$(CONFIG_AUXTRACE) += cs-etm-decoder/
1 What: /sys/bus/coresight/devices/<memory_map>.etm/enable_source11 What: /sys/bus/coresight/devices/<memory_map>.etm/cpu17 What: /sys/bus/coresight/devices/<memory_map>.etm/nr_pe_cmp24 What: /sys/bus/coresight/devices/<memory_map>.etm/nr_addr_cmp31 What: /sys/bus/coresight/devices/<memory_map>.etm/nr_cntr38 What: /sys/bus/coresight/devices/<memory_map>.etm/nr_ext_inp44 What: /sys/bus/coresight/devices/<memory_map>.etm/numcidc51 What: /sys/bus/coresight/devices/<memory_map>.etm/numvmidc58 What: /sys/bus/coresight/devices/<memory_map>.etm/nrseqstate65 What: /sys/bus/coresight/devices/<memory_map>.etm/nr_resource[all …]
1 What: /sys/bus/coresight/devices/<memory_map>.[etm|ptm]/enable_source11 What: /sys/bus/coresight/devices/<memory_map>.[etm|ptm]/addr_idx18 What: /sys/bus/coresight/devices/<memory_map>.[etm|ptm]/addr_acctype29 What: /sys/bus/coresight/devices/<memory_map>.[etm|ptm]/addr_range37 What: /sys/bus/coresight/devices/<memory_map>.[etm|ptm]/addr_single45 What: /sys/bus/coresight/devices/<memory_map>.[etm|ptm]/addr_start53 What: /sys/bus/coresight/devices/<memory_map>.[etm|ptm]/addr_stop61 What: /sys/bus/coresight/devices/<memory_map>.[etm|ptm]/cntr_idx67 What: /sys/bus/coresight/devices/<memory_map>.[etm|ptm]/cntr_event74 What: /sys/bus/coresight/devices/<memory_map>.[etm|ptm]/cntr_val[all …]
216 etm@f659c000 {235 etm@f659d000 {254 etm@f659e000 {273 etm@f659f000 {292 etm@f65dc000 {311 etm@f65dd000 {330 etm@f65de000 {349 etm@f65df000 {
14 etm@ecc40000 {31 etm@ecd40000 {48 etm@ece40000 {65 etm@ecf40000 {157 etm@ed440000 {174 etm@ed540000 {191 etm@ed640000 {208 etm@ed740000 {
5 obj-$(CONFIG_CORESIGHT) += coresight.o coresight-etm-perf.o coresight-platform.o13 obj-$(CONFIG_CORESIGHT_SOURCE_ETM3X) += coresight-etm3x.o coresight-etm-cp14.o \
118 etm@10440000 {134 etm@10540000 {150 etm@10640000 {166 etm@10740000 {
552 etm@11440000 {569 etm@11540000 {586 etm@11640000 {603 etm@11740000 {620 etm@11840000 {637 etm@11940000 {654 etm@11a40000 {671 etm@11b40000 {
89 etm@85c000 { status = "disabled"; };90 etm@85d000 { status = "disabled"; };91 etm@85e000 { status = "disabled"; };92 etm@85f000 { status = "disabled"; };
84 etm@85c000 { status = "disabled"; };85 etm@85d000 { status = "disabled"; };86 etm@85e000 { status = "disabled"; };87 etm@85f000 { status = "disabled"; };
1184 etm@7840000 {1203 etm@7940000 {1222 etm@7a40000 {1241 etm@7b40000 {1372 etm@7c40000 {1388 etm@7d40000 {1404 etm@7e40000 {1420 etm@7f40000 {
1 perf-$(CONFIG_AUXTRACE) += cs-etm-decoder.o
157 replicator 20030000.tpiu 2201c000.ptm 2203c000.etm 2203e000.etm158 20010000.etb 20040000.funnel 2201d000.ptm 2203d000.etm210 20010000.etf 20040000.funnel 20100000.stm 22040000.etm211 22140000.etm 230c0000.funnel 23240000.etm 20030000.tpiu213 23040000.etm 23140000.etm 23340000.etm264 replicator 20030000.tpiu 2201c000.ptm 2203c000.etm 2203e000.etm265 20010000.etb 20040000.funnel 2201d000.ptm 2203d000.etm
6 perf-$(CONFIG_AUXTRACE) += pmu.o auxtrace.o cs-etm.o
9 ../../arm/util/cs-etm.o \
86 lcdif, etm, usb, usb_phy, enumerator151 clks[etm] = mxs_clk_gate("etm", "etm_div", ETM, 31); in mx23_clocks_init()
140 ssp1, ssp2, ssp3, gpmi, spdif, emi, saif0, saif1, lcdif, etm, enumerator223 clks[etm] = mxs_clk_gate("etm", "etm_div", ETM, 31); in mx28_clocks_init()
267 etm0: etm@22040000 {327 etm1: etm@22140000 {352 etm2: etm@23040000 {424 etm3: etm@23140000 {449 etm4: etm@23240000 {474 etm5: etm@23340000 {
53 etm 39
70 etm 56
563 etm@2203c000 {579 etm@2203d000 {595 etm@2203e000 {
1018 etm@fc33c000 {1036 etm@fc33d000 {1054 etm@fc33e000 {1072 etm@fc33f000 {
72 etm@3007d000 {
209 etm {
