Home
last modified time | relevance | path

Searched refs:div_width (Results 1 – 10 of 10) sorted by relevance

/Linux-v5.4/drivers/clk/rockchip/
Dclk.h371 int div_shift, int div_width,
416 u8 div_width; member
439 .div_width = dw, \
461 .div_width = dw, \
479 .div_width = dw, \
497 .div_width = dw, \
537 .div_width = dw, \
556 .div_width = dw, \
572 .div_width = 16, \
589 .div_width = 16, \
[all …]
Dclk-ddr.c22 int div_width; member
94 int div_shift, int div_width, in rockchip_clk_register_ddrclk() argument
130 ddrclk->div_width = div_width; in rockchip_clk_register_ddrclk()
Dclk.c41 int div_offset, u8 div_shift, u8 div_width, u8 div_flags, in rockchip_clk_register_branch() argument
82 if (div_width > 0) { in rockchip_clk_register_branch()
95 div->width = div_width; in rockchip_clk_register_branch()
471 list->div_shift, list->div_width, in rockchip_clk_register_branches()
478 list->div_shift, list->div_width, in rockchip_clk_register_branches()
496 list->div_width, list->div_flags, in rockchip_clk_register_branches()
514 list->div_offset, list->div_shift, list->div_width, in rockchip_clk_register_branches()
538 list->div_shift, list->div_width, in rockchip_clk_register_branches()
548 list->div_width, list->div_flags, in rockchip_clk_register_branches()
Dclk-half-divider.c164 u8 div_shift, u8 div_width, in rockchip_clk_register_halfdiv() argument
203 if (div_width > 0) { in rockchip_clk_register_halfdiv()
211 div->width = div_width; in rockchip_clk_register_halfdiv()
/Linux-v5.4/drivers/clk/socfpga/
Dclk-gate-s10.c73 unsigned long div_offset, u8 div_width, in s10_register_gate() argument
98 socfpga_clk->width = div_width; in s10_register_gate()
Dstratix10-clk.h57 u8 div_width; member
Dclk-s10.c234 clks[i].div_offset, clks[i].div_width, in s10_clk_register_gate()
/Linux-v5.4/drivers/clk/mediatek/
Dclk-mtk.h185 unsigned char div_width; member
196 .div_width = _width, \
Dclk-mtk.c277 mcd->div_width, mcd->clk_divider_flags, lock); in mtk_clk_register_dividers()
Dclk-mt8516.c473 .div_width = _width, \