Home
last modified time | relevance | path

Searched refs:CLK_SMMU_MFCL (Results 1 – 9 of 9) sorted by relevance

/Linux-v5.4/include/dt-bindings/clock/
Dexynos5250.h70 #define CLK_SMMU_MFCL 267 macro
Dexynos5420.h137 #define CLK_SMMU_MFCL 402 macro
Dexynos4.h112 #define CLK_SMMU_MFCL 274 macro
/Linux-v5.4/drivers/clk/samsung/
Dclk-exynos5250.c544 GATE(CLK_SMMU_MFCL, "smmu_mfcl", "mout_aclk333_sub", GATE_IP_MFC, 2, 0,
Dclk-exynos4.c824 GATE(CLK_SMMU_MFCL, "smmu_mfcl", "aclk100", GATE_IP_MFC, 1,
Dclk-exynos5420.c1270 GATE(CLK_SMMU_MFCL, "smmu_mfcl", "dout_mfc_blk", GATE_IP_MFC, 1, 0, 0),
/Linux-v5.4/arch/arm/boot/dts/
Dexynos4.dtsi901 clocks = <&clock CLK_SMMU_MFCL>, <&clock CLK_MFC>;
Dexynos5250.dtsi893 clocks = <&clock CLK_SMMU_MFCL>, <&clock CLK_MFC>;
Dexynos5420.dtsi929 clocks = <&clock CLK_SMMU_MFCL>, <&clock CLK_MFC>;